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Abstract
The design and implementation of a data path for a pixel-parallel image processing
system is described. In this system, memories and processors are integrated on dense
arrays of processing elements, with each processing element storing and processing
one pixel of an image. Large processing element arrays are composed of a modest
number of chips, with each chip handling one block of pixels. If image data from
an imager are directly transferred to the processing element array on a pixel-by-pixel
basis, only one chip would be active at any time. Thus, to quickly transfer an image
to the array and to efficiently utilize the array, data must be rearranged in real-time.
The goal of this thesis is to implement an efficient data path for the system.
The design employs static random-access memory chips and field programmable
gate arrays to perform the format conversion. The hardware is capable of storing
256 x 256 pixel images into a memory buffer and transferring data to the array during
the vertical blanking period. Functionality of the hardware is verified with source of
data from a camera as well as a host computer.
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Chapter 1
Introduction
1.1 Background
Edge detection, smoothing and segmentation, and optical flow computation are com-
mon low-level image processing tasks. Such tasks require high computational speed,
but only modest memory. In conventional general-purpose computers, the memory
and the processor are physically separated (i.e. each is a discrete module). Thus, the
speed of the system is limited by the data transfer rate between the two modules.
In addition, there is typically a large ratio of the number of memory words to the
number of processors in the system, requiring sequential operations. This is unsuit-
able for real-time image processing applications since the processing tasks typically
require that identical operations be performed on each pixel.
Due to the massively parallel nature of low-level image processing problems, single
instruction stream, multiple data stream (SIMD) machines are more appropriate for
carrying out the requisite computation. These machines contain an array of proces-
sors, where each processor is assigned to one pixel of an image and executes identical
instructions. However, the Connection Machine [1] and other massively parallel SIMD
supercomputers, which are designed for a broad range of applications, employ com-
munication networks that are more sophisticated than necessary for low-level image-
processing tasks. This high level of sophistication translates into an unacceptably
high cost. Recently, a pixel-parallel image processing system has been proposed for
real-time image processing at low cost [2]. In such a system the memory and the
processor are integrated on the same chip, with one processor per memory. In the
next section the pixel-parallel image processing system is described in more detail,
and the goals of this thesis are defined.
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Figure 1.1: Pixel-parallel image processing system
1.2 Pixel-Parallel Image Processing System
Modern VLSI technology allows for the integration of memories and processors in
dense arrays of processing elements (PE), where a memory is tightly coupled to one
processor. These PE arrays form the basis for a pixel-parallel image processing sys-
tem [2]. Each PE stores and processes one pixel of an image. Figure 1.1 shows a block
diagram of a pixel-parallel image processing system, which consists of a processing
element array, a controller, a host computer and two format converters. Analog sig-
nals from an imager are converted to digital signals, then formatted and transferred
to the PE array. Instructions from the host computer are broadcast via the controller
to all PEs. Then the processed data are reformatted for subsequent use.
Two integrated circuit architectures for the PE array have been considered. The
first architecture, which consists of an associative parallel processor employing content
addressable memory cells, has already been demonstrated. Very little logic is required
for each PE in this architecture for performing mask-write and match-and-conditional-
write operations, and these operations can be combined to accomplish more complex
tasks. The second architecture, which is currently under development, is a fine-
grained parallel architecture using conventional DRAM cells. In this architecture,
the logic for each PE is integrated with a DRAM column on the same chip, thereby
eliminating the need for a column decoder. In this way, architectures with high
density and small memory cell size can be achieved. In the remainder of this section,
the controller architecture and the goals of this thesis will be described.
The control path has been designed and developed to maximize the utilization of
the PE array by avoiding run-time instruction computation. In this new approach,
low-level instructions are generated by the host computer and stored in the controller
r I
before processing begins. If an operation involves a run-time value, this value is used
to select the appropriate sequence of instructions in the controller. In addition, with
the PE array supporting direct feedback of its status, the performance of the system is
significantly improved compared to a system using only run-time flow control [2]. The
programming framework is developed using the C++ programming language in such
a way that the details of the system architecture are transparent to the programmer.
This fact allows the programmer to focus on the applications.
Thus far, the system is capable of executing instructions from the host computer.
However, it lacks a path for real-time image data to flow into and out of the system. If
the image data output from the A/D converter (see Figure 1.1) are directly transferred
to the PE array on a pixel-by-pixel basis, only one PE would be active at any time.
A more efficient utilization of the PE array requires a format conversion of the image
data so that data can be transferred to the array in parallel. The focus of this thesis
is to develop a data path composed of the appropriate format converters to realize
real-time image processing.
1.3 Organization of Thesis
In this chapter the problems with using some of the existing computer architectures for
real-time image processing were discussed. A low cost pixel-parallel image processing
system, shown in Figure 1.1, was offered as a solution to these problems.
Chapter 2 begins with a brief discussion of previous work on the development of
the data path architecture for the proposed pixel-parallel image processing system.
It then considers the issue of image format and describes the design of the data path
architecture in detail.
Chapter 3 describes the hardware implementation of the data path. In particular,
the design issues and the choices made in the implementation of each functional block
in the data path are considered.
Chapter 4 reports the testing procedures and results as well as the problems en-
countered during testing. Finally, Chapter 5 summarizes the major accomplishments
of the thesis and suggests directions for future work. The timing diagrams and the
schematics for the printed circuit board are included in the appendices.

Chapter 2
Data Path Architecture
2.1 Image I/O format
One way to describe a digitized image is to view it as a three-dimensional block.
The height and width of this block represent the size of the image, and the depth
represents the number of bits in each pixel. Figure 2.1(a) shows an image with 4
bits per pixel. In typical graphic applications, video memories are used to partition
the image block into bit-planes as shown in Figure 2.1(b), with one video memory
chip storing one bit plane of the image. An A/D converter outputs image data one
pixel after another in a serial fashion. However, if data are transferred into the PE
array in such a serial fashion, only one PE is active at any time while the rest of the
array remains idle. A more efficient memory utilization can be achieved if data are
stored on a plane-by-plane basis. In other words, the least significant bit of all pixels
enter the array first, followed by the second least significant bit and so on. Therefore,
the format converters must be designed to address such a word-serial bit-parallel to
bit-serial word-parallel conversion, known as the 'corner-turning' problem.
Pixel
Depth
(a) dimension (b) planar partition (c) spatial partition
Figure 2.1: Three-dimensional representation of an image
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In addition, the array is physically composed of several chips, each processing one
portion of an image. Because of this fact, a spatial partitioning of the image exists, as
shown in Figure 2.1(c). In order to transfer information quickly, data must be sent to
all chips simultaneously. Since the goal of the data path architecture is to allow real-
time data transfer to the PE array, compatibility between an incoming image and the
image format required by the array is essential. Consequently, the format converters
must be designed for efficient array utilization as well as efficient data transfer.
2.2 Previous Work
A first step in the development of a data path has been taken to demonstrate the I/O
facility of an associative parallel processor employing content-addressable memory
cells. The PE array using the associative parallel processor handles images with
32 x 32 pixels. The array is composed of four chips, one for each quadrant of an
image. Shift registers are implemented at the end of the columns (see Figure 2.2).
Four bits of data, one for each sub-array, are transferred simultaneously. Then, data
are shifted into the array one row at a time. Thus, the array design requires a special
format where four bits of data are grouped together. The first group contains the
least significant bit of the first pixel in each quadrant, the second group the least
significant bit of the second pixel, and so on. The second least significant bits are
grouped similarly.
/ 16 \
Data
In
shift
registers
Figure 2.2: Associative parallel processor array
Figure 2.3 shows the existing demonstration system. Sequences of microinstruc-
tions are generated by the host computer and stored in the controller. These instruc-
tions are then called by the host once processing begins. The data path hardware
allows information to flow between the host and the array. It has on-board mem-
ory to handle eight frames of images, successfully demonstrating the I/O facility of
Figure 2.3: Existing system with associative parallel processor
the processor. However, it lacks the capability to perform format conversions in real
time. Pre-stored and pre-formatted images from the host are used instead of real-time
images. Then the processed images are reformatted and displayed by the host.
2.3 Real-Time Images
The focus of this research is to provide a path for real-time images to be transferred
to the PE array for processing. The data path architecture is designed for using the
high-density parallel processor with DRAM cells as the PE array. Image sources are
supplied by a black-and-white video camera. In this section, the spatial partitioning of
the array is discussed for processing 256 x 256 pixel images. Then, the corner-turning
problem is addressed.
2.3.1 Spatial Partitioning
Since the data path hardware deals with real-time images, the data output from the
camera must be shuffled and stored in the memory buffer. The PE array then needs to
access the shuffled data and process them before the camera outputs the next frame.
One way to handle this problem would be to implement two frame buffers, where
one buffer stores a frame of data while the other sends data of the previous frame to
the PE array. However, such a design requires two sets of SRAM chips to implement
the memory buffers. In addition to the extra hardware required, image processing
would need to be interrupted to transfer data from the serial access memories (SAMs)
located on the PE chips to the PE memories. These concerns motivate the pursuit of
an alternative design, where the data is transferred only during the vertical blanking
periods.
For a NTSC video camera, twenty horizontal lines are scanned during the vertical
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Figure 2.4: Spatial partition of an image
blanking period [3]. Each scan takes 63.56 ps, resulting in a vertical blanking period
of 1.27 ms. To allow enough time for the SAMs to transfer data to the PE memories,
data should be accessed from the memory buffer and sent to the array in less than
1 ms . A transfer rate of 40 ns per bit (25 MHz) is chosen (which will be considered
in Section 2.5.1) so that if only one bit of data is transferred at a time and there
are 8 bits per pixel, only images containing 3,125 pixels or less can be transferred to
the array within the vertical blanking period. Because high-resolution images contain
at least 256 x 256 = 65,536 pixels, a picture must be divided into several blocks so
that more than one bit can be transferred at a time. Hence, for a design capable of
handling images with 256 x 256 pixels, a picture needs to be divided into at least
65,536 + 3,125 = 21 blocks. Division into 32 blocks was chosen because it is a power
of two. Since each high-density processor chip handles 64 x 64 pixels, sixteen chips
are required to implement the PE array for processing 256 x 256 images. Thus, an
image is spatially partitioned into thirty-two 64 x 32 blocks, as shown in Figure 2.4,
where each processor chip handles two picture blocks.
A 128-bit SAM is implemented for every 64 x 32 pixels. However, these SAMs
are implemented in such a way that divides a 64 x 32 block further into two 64 x 16
sub-blocks. Image data from the memory buffer are thus transferred to the array by
loading the least significant bits of the first row of each picture block, followed by
the sixteenth row, into the SAMs. After that, data from the SAMs are copied into
the array. Then the least significant bits of the second row and the seventeenth row
of each picture block are loaded into the SAMs then copied into the array, and so
on. Therefore, the total amount of time required to transfer a frame of data to the
array is the sum of the time required to load up the SAMs (64 x 32 pixels x 8 bits x
40 ns = 0.66 ms) and that required to transfer data from the SAMs to the array. For
one
picture
block
64
one 16
SAM
one
processor
chip
Figure 2.5: Corner-turning problem
simplicity, the time required to transfer data from the SAMs to the array is referred
to as the 'array transfer overhead time'. Since the controller is designed to deliver
instructions at 10 MHz (100 ns), and assuming that four instructions (400 ns) are
required each time data are transferred from the SAMs to the array, the total 'array
transfer overhead time' is 51.2 ps (16 rows x 8 bits x 400 ns = 51.2 ts).
The above calculation showed that by partitioning an image into 32 picture blocks,
a complete transfer of one frame of a 256 x 256 image can be achieved in 0.71 ms
(0.66 ms + 51.2 ps), which is within a vertical blanking period. Hence, the format
converters must be designed to output 32-bit 'data groups' (one bit per block) so that
data can be transferred simultaneously to the array (one bit to each SAM).
2.3.2 Corner-Turning Problem
As mentioned earlier, the format of data from a camera or any other imager must
match that required by the PE array. An A/D converter outputs data one pixel after
another. However, the PE array achieves higher utilization when image data are
stored on a bit-plane by bit-plane basis (see Figure 2.5). This corner-turning problem
can be solved by employing a multidimensional access (MDA) memory to temporarily
store the incoming data. Such a memory can be implemented with conventional RAM
chips [4].
Consider an 8 x 8 MDA memory. It can be constructed from eight 8 x 1 RAMs.
Data are stored according to the following rule: bit B of pixel P is stored in bit-
location B of memory chip B D P, where B E P indicates the bitwise EXCLUSIVE-
OR of B and P. Conversely, bit-location B of RAM chip C stores bit B of pixel
B E C. Figure 2.6 illustrates the storage pattern for an 8 x 8 MDA memory. In other
words, when applied to an 8 x 1 image with 8 bits per pixel, the first pixel is stored
along the diagonal, then the bits for the second pixel are stored around the first pixel
in a zig-zag fashion, and so on, with the last pixel stored along the other diagonal.
In this way, as the camera outputs a pixel, all the bits can be stored during that
=nna~E~-~ara~rr · I ' -·~' · ~·^-·II- -- · r~ L-·p---a~· .. ·- __..~1 .-Ll~ l-il-i-·- I ~L·----~--·----·---
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Figure 2.6: Storage pattern for an 8 x 8 MDA memory
particular pixel clock period by going into separate RAM chips. Consequently, all
the bits belonging to the same bit-plane can be accessed simultaneously by reading
them out of separate chips.
2.4 Design of Format Converter
The storage pattern for the MDA memory requires the implementation of data shuf-
fiers to rearrange the pixel bits before they are stored into the memory buffer and
to rearrange the accessed data before they are transferred to the PE array. It also
requires the implementation of different memory address registers (MARs) for each
memory chip. Figure 2.7 illustrates the functional modules of the format converter
for sending data to the PE array. It takes digitized image data as the input and
produces formatted data which are properly grouped for transfer to the array. This
section focuses on the design of both the shufflers and the MARs for this format
converter. A brief description of the reverse process, used for sending processed data
to a display, for the other format converter is also given.
2.4.1 Memory Address Registers
As the storage pattern in Figure 2.6 shows, data are not stored sequentially into the
memory chips. A different addressing sequence is required for each chip. As image
data arrive one pixel after another, only chip 0 maintains sequential addressing of its
memory locations, from location 0 to location 7. For chip 1, memory location 1 is
addressed first, followed by location 0, then location 3 and location 2. In other words,
the address 'jumps'; the order of every two memory locations is switched. For chip 2,
it is the order of every two sets of two consecutive memory locations that is switched.
Counter
Memory Address Register
Digitized data -I I
from camera -
HE -0 Formatted data
to PE array
Figure 2.7: Functional modules of format converter
This 'jumping' algorithm continues such that bits in pixel 0 to pixel 7 are stored
in chip 7 with the order of the addresses reversed. One straightforward method for
implementing such an addressing scheme is with the use of a counter. In particular,
the counter outputs are changed accordingly for each MAR. Such an implementation
is shown in Figure 2.8.
counter
IQ2 101 IQO
Q2 Q1 QO Q2 Q1 00 Q2 01 00
A2 Al AO A2 Al AO A2 Al AO
address to chip 0 address to chip 1 address to chip 2
chip 0
6chip 1
chip 2
7chip 4
2chip 5
chip 63s 24 53 42 , 6 chip6
25 34 43 52 616 chip 7
Figure 2.8: Functional description of the MARs for storing data
By treating each picture block as one "giant pixel unit", this addressing scheme
can be extended to handle images with 256 x 256 pixels. Figure 2.9 shows the actual
storage pattern. Each pixel in the picture is denoted by a block number in superscript,
followed by a pixel number. The subscript indicates the bit number. For example, 3346
represents the 6th bit of the 34th pixel in block 3. Using thirty-two 16K (64 x 32 x 8 =
16, 384) x 1 memory chips, 32-bits of data can be accessed and transferred to the PE
array simultaneously. The first 8 pictures blocks, block 0 to block 7, are shuffled and
One picture frame
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Figure 2.9: Actual storage pattern
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Figure 2.10: Memory address register for storing data
stored in the first 8 memory chips. The data storage rule is modified as follows: bit
B of pixel P of block U is stored in bit-location B x (64 x 32) + P of memory chip
B E U, where B x 2048 + P indicates the SUM (not bitwise OR) of B x 2048 and
P. Conversely, bit-location B x 2048 + P of RAM chip C stores bit B of pixel P of
block B e C. For example, for memory chip 0, as the camera outputs pixels 00 to
063, 10 to 163, and 20 to 263, the MAR must count from 0 to 63, 2048 to 2111, and
4096 to 4159, respectively. This semi-sequential addressing order can be achieved by
rearranging the order in which the counter outputs are wired to the memory address
inputs as illustrated in Figure 2.10. For memory 1, the addresses 'jump' even more.
One of the bits from the counter needs to be inverted. The addresses for the other
memory chips can be generated by different rearrangements of the counter outputs.
Although Figure 2.10 shows only eight different MARs, they are used for memory 8
to 15, 16 to 23, and 24 to 31 as well.
Accessing data from the memory buffer is less complicated. In the case of an 8 x 1
image, all the bits belonging to the same bit-plane can be accessed from the same
memory location. Thus, only one addressing sequence is required to address all chips,
and the addressing order is sequential. In particular, all bits in bit-plane 0 are in
location 0, bit-plane 1 in location 1, and so on. Similarly, only one address sequence
is required for accessing data from the memory buffer for 256 x 256 pixels. However,
the memory locations cannot be addressed sequentially. This is due to the design and
implementation of the SAMs in the high-density parallel processor. Each of these
SAMs contains 128 registers, thereby dividing each picture block further into two
sets as shown in Figure 2.4. Therefore, when transferring each picture block to the
array, every row in the first sixteen rows must be followed by the corresponding row in
the second set. This requires a 'jump' in the order of the address. The corresponding
bit rearrangement is shown in Figure 2.11.
Output of 16-bit Counter
113 112 11l 110 19 18 17 16 15 14 13 12 I1 10
013 012 011 010 09 08 07 068 05 04 03 02 01 00
4,
Address to all memory chips
Figure 2.11: Functional description of the MAR for accessing data
2.4.2 Shufflers
The previous section described the sequences for addressing the proper memory lo-
cations. However, in order to achieve the actual storage pattern shown in Figure 2.9,
the bits within the pixels need to be rearranged as well before they are stored into
the memory buffer. In other words, for storing image data into the memory buffer,
both the pixel bits and the memory addresses need to be shuffled. (The data shuffling
pattern turns out to be rather simple.) The eight bits of each pixel in block 0 are
stored in the corresponding eight memory chips. However, for pixels in block 1 ,
every two bits are switched. For example, bit 0 is stored in chip 1, and bit 1 is stored
in chip 0. For block 2, every two 2-bit groups are switched. The switching pattern
continues so that for block 7, the order is reversed with bit 0 stored in chip 7 and bit
7 in chip 0 (see Figure 2.6).
A total of 8 different shuffling patterns are required for storing data into the
memory buffer; however, functionally, they can be generated by the appropriate com-
bination of only 4 different switching blocks as shown in Figure 2.12. Switch block
S_0 leaves the order of the data unchanged; S_1 switches every 2 bits; S_2 switches
every two 2-bit groups; and S.3 switches the two 4-bit groups. The desired patterns
are selected by the inputs to the multiplexers.
Although the storage pattern allows easy access of bit-planes, it requires that the
bits within the bit-planes be reordered. Therefore, another shuffler at the memory
output is required for sending data to the PE array. A careful look at the storage
4 switch blocks:
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Figure 2.12: Functional description of a shuffler
pattern will show that the second shuffler can be implemented in the same way as
the one just described. Functionally, both shufflers are identical.
2.4.3 Memory Buffer
Conceptually, the memory buffer described earlier requires 32 separate memory chips,
each with a 1-bit bus. If SRAMs with buses of more than 1 bit are used, the number
of chips required and, consequently, the system cost can be greatly reduced. Using
eight 16K x 4 SRAM chips, the memories can be grouped as shown in Figure 2.13. As
the camera outputs a pixel, all eight bits can be stored into eight physically discrete
chips. Such utilization of the SRAMs is not a problem for data access since the same
memory addresses are used for all chips; however, it does become a problem during
data storage. Each time a write cycle is performed for storing a pixel into a SRAM
chip, all four bits in that particular location are modified. Thus, the format converter
must be designed with the capability of 'mask writing' data into the memory buffer.
In other words, during each pixel clock period, the format converter needs to perform
a read cycle, modify only one bit in a word, and write the result into the same memory
location. In this way, picture block 8 to 15 can be shuffled and stored in memory 8
to 15 while keeping the information in picture block 0 to picture block 7, which are
stored in memory 0 to memory 7.
8 pixel bits
size of each SRAM chip
= 16Kx4
SRAM
chip 0
SSRAM
chip 1
S SRAM
chip 2 --
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Figure 2.13: Memory buffer implementation
2.4.4 The Reverse Process
There are two format converters in the data path hardware, one for sending image
data from the camera to the PE array, the other one for shuffling the processed
data and sending them to a display. For clarity and simplicity in the discussion that
follows, the former will be referred to as the 'input format converter' and the latter
the 'output format converter'.
The output format converter can be implemented by reversing the shuffling process
as described in the previous section. The same data shuffling patterns are used here,
and the same addressing sequences as shown in Figure 2.10 are used for reading
data out of the memory buffer. However, the MAR for storing data into the memory
buffer is slightly different from the one shown in Figure 2.11. The high-density parallel
processor chips are not designed to transfer a frame of processed data to the output
format converter in the same order that they receive data from the input format
converter. The MAR is functionally implemented as shown in Figure 2.14. The SAM
in each processor chip shifts out data in row 15 followed by row 31, row 14, row 30
and so on.
Output of 16-bit Counter
113 112 Ill 110 19 18 17 16 15 14 13 12 11 10
013 012 011 010 09 08 07 06 05 04 03 02 01 00
Address to all memory chips
Figure 2.14: MAR for storing processed data into output format converter
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Figure 2.15: Data Path Block Diagram
2.5 Data I/O
The overall block diagram for the data path architecture is shown in Figure 2.15.
Images from a camera are converted to digital data and shuffled before being stored
in the memory buffer. Then, they need to go through another shuffler before being
transferred to the PE array for image processing. The reverse process is done for
sending processed data from the PE array to a display. For testing purposes, images
from the host computer are used.
2.5.1 Camera and Display
In standard television and video systems, the vertical scanning frequency is 60 Hz
and the horizontal scanning frequency is 15.75 KHz. The aspect ratio, the width-
to-height ratio of the picture frame, is standardized at 4:3. Because motion in a
video is usually in the horizontal direction, the frame is made such that the width is
greater than the height [3]. For non-interlaced scanning, this scanning configuration
translates a frame of an image into a rectangular picture as depicted in Figure 2.16.
The shaded area represents the active video, and the white area represents the vertical
and/or horizontal retraces. A Sony CCD black-and-white video camera capable of
operating in both interlaced and non-interlaced modes is chosen as the main source of
image input [5]. However, because the PE array handles 256 pixels in the horizontal
direction, only part of the picture in the horizontal direction is needed. Every other
pixel is shuffled and stored in the memory buffer. In the vertical direction, the PE
array will process a few lines of invalid video data due to the availability of only 242
|
20i
lines
242
lines
vertical blanking
I.......................... NTSC
pixel clock = 12.27MHz
646 pixels
Active video
-. Data processed by PE array (256 pixels x 256 pixels)
Figure 2.16: Dimensions of a non-interlaced image
lines of image.
Since the focus of this research is on the design and implementation of the format
converters, a Raytheon video digitizer chip containing an A/D converter and all the
proper analog filters is chosen for converting analog signals from the camera to digital
data. The chip can be programmed for NTSC operation and is capable of extracting
horizontal and vertical sync signals. It generates a pixel clock of 12.27 MHz for the
on-chip 8-bit A/D converter and a 2X pixel clock (24.54 MHz). This 2X pixel clock
is chosen for running the entire data path hardware, thereby avoiding synchronization
problems among different functional modules such as the shufflers, the interface with
the VMEbus, and the interface with the PE array. Thus, the rate for transferring
data to the PE array is approximately 25 MHz as mentioned in Section 2.3.1.
A Sony Trinitron color video monitor is chosen as the display since it was readily
available. Image output data are converted to analog signals for display by using
a Raytheon video encoder chip. The chip can be synchronized to the Raytheon
digitizer chip described earlier and is capable of providing the proper composite signal,
containing only the luminance component, for the monitor.
2.5.2 Testing through the Host Computer
Another data input is provided by the host computer for testing the data path
hardware. Data transfer via the VMEbus is chosen because it has a relative high
bandwidth (i.e. 32 bits can be transferred at a time at the rate of approximately
7 MBytes/second) [6]. The hardware required for the bus interface can be easily
implemented with a PLX VME2000 chip. In addition, the VMEbus adaptor for the
host computer (a Sun SPARCstation), the VMEbus backplane and the chassis were
already available from the development of the controller for the pixel-parallel image
processing system.
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Chapter 3
Hardware Implementation
This chapter describes the hardware implementation of the data path architecture.
The circuit board consists of the four functional blocks shown in Figure 3.1: one
image I/O unit, two format converters, and one PE array interface. The image I/O
unit contains the interface with the camera, with the display and with the VMEbus.
In each format converter, eight SRAMs are used to implement the memory buffer
and a field programmable gate array (FPGA) is used to implement the shufflers and
the MARs. Differential drivers and receivers are used in the PE array interface and
data are transferred to and from the PE array via twisted-pair ribbon cables. The
implementation of the image I/O unit, the PE array interface and the layout of
the printed circuit board are described. The focus for this chapter, however, is on
the format converters, more specifically the FPGAs, which are instrumental in the
realization of real-time image processing. The schematics for the data path hardware
are included in Appendix A.
3.1 Format Converters
As shown in Figure 3.1, there are two format converters in the data path. The follow-
ing section will first describe the implementation of the input format converter and
the timing for the signals involved. Then a brief description on the implementation
of the output format converter will given.
3.1.1 Field Programmable Gate Arrays
FPGAs are electrically programmable devices just like the traditional programmable
logic devices (PLDs). However, they have the capability to implement far more com-
plex logic than just the 'sum-of-product' logic capable of the PLDs. The architecture
of a FPGA is similar to that of a mask-programmable gate array (MPGA), which
consists of an array of logic blocks and interconnections. (See Figure 3.2.) These
Figure 3.1: Hardware functional block diagram
interconnections contain switches that can be programmed for realizing different de-
signs. Due to the fact that switches and the programmable routing resources are
pre-placed, it is very difficult to achieve high density and a 100% logic utilization.
Thus, FPGAs are suitable for rapid prototyping of only small and medium size ASIC
design. In addition, the performance of a FPGA-based design probably falls short
of a custom ASIC. Nonetheless, in this research, such a design approach is taken for
economic reasons. (More information can be found in an article on FPGAs in IEEE
Potentials [7].)
Interconnection
Resources
Configurable Y -- I/0 Block
Logic Block
Figure 3.2: FPGA architecture
Background and Choices
Several programming technologies exist for programming the switches in the FPGAs.
An article in Proceedings of the IEEE [8] discusses three of the most commonly used,
the SRAM, antifuse, and EPROM programming technologies. SRAM programming
technology uses pass transistors to implement the switches which are controlled by
the state of the SRAM cells. Devices from Xilinx use such a technology. In antifuse
programming technology, the antifuses serve as switches. These switches form low
resistance paths when electrically programmed. The advantages of the antifuses are
their small size and their relatively low series resistance and parasitic capacitance.
However, an FPGA employing this programming technology, such as those from Ac-
tel, is not re-programmable. In EPROM programming technology, the switches are
implemented by floating-gate transistors. A switch is disabled by injecting charge
onto the floating gate. Such an implementation is used in Altera FPGAs. As with
the SRAM programming technology, the EPROM technology is re-programmable.
However, EPROMs have higher ON resistance than the SRAMs and they are ultravi-
olet erasable instead of electrically erasable. Although EEPROM-based programming
technology, which is used on AMD and Lattice FPGAs, exists where the gate charges
can be removed electrically, the size of an EEPROM cell is roughly twice that of an
EPROM cell. Given the above design considerations, FPGAs from Xilinx were chosen
for the data path hardware because of their density and fast re-programmability. In
addition, Xilinx FPGAs are widely used at the MIT Laboratory of Computer Science.
As shown in Figure 3.2, the Xilinx FPGA architecture consists of input/output
blocks (IOBs) along the perimeter, a core array of configurable logic blocks (CLBs),
and interconnection resources. The IOBs on the FPGA device provide an interface
between the actual package pins and the internal CLBs. Xilinx offers three families of
FPGA devices, the XC2000, XC3000, and XC4000 families. Two XC4005H devices
are used since each one has a large number of CLBs and I/O pins, which are enough
for implementing the logic required for either format converter. In addition, the 'H'
family is intended for I/O intensive applications. It offers an improved output slew-
rate control that reduces ground bounce without any significant increase in delay.
A more detailed description can be found in the Xilinx FPGA data book [9]. The
package is a ceramic PGA with 223 pins of which 192 are I/O pins. Figure 3.3 shows
the I/O block structure of the Xilinx 4000H family. Each output can be inverted,
tri-stated, or tri-state inverted, and the slew-rate can be controlled. Configuration
options on the inputs include inversion and a programmable delay to eliminate input
hold time. (The XC4000H devices differ from the XC4000 and the XC4000A in
that the IOBs for the XC4000 and the XC4000A devices contain input and output
registers.)
The CLBs provide the functional elements for constructing the user's logic. The
architecture for a logic block in the XC4000 families is shown in Figure 3.4. There
are two four-input function generators (G and F), or look up tables, feeding into a
three-input function generator (H). There are two outputs in each CLB (X and Y).
Figure 3.3: XC4000H IOB structure
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Figure 3.4: XC4000 CLB structure
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Figure 3.5: FPGA functional block diagram for the input format converter
Signals from function generators F, G, and/or H can be output directly or stored in
registers XQ and YQ. Thus, a CLB is capable of implementing either two independent
functions of four variables, or any single function of five variables, or any function of
four variables together with some functions of five variables, or even some functions
of nine variables. The FPGA design in this research involves the implementation of
wide functions in a single CLB to reduce both the number of CLBs required and the
delay in the signal path, thereby achieving not only the functionality of the format
converter but also an increase in density and speed.
Design
Figure 3.5 shows the main functional blocks inside the FPGA for the input format
converter. Digitized image data are rearranged by the shuffler on the left (shuffler 1)
during the active video period. As discussed in Section 2.4.3, this format converter
must be capable of performing 'mask write' operations. Thus, while an image pixel
is being shuffled by shuffler 1, eight words must be read out of the SRAMs and into
the mask write logic block. In this way, the shuffled image data can be successfully
stored into the memory buffer in their proper bit locations. Then, during the vertical
blanking period, data are read out of the memory buffer and rearranged further by
shuffler 2. The results are sent to the PE array. The memory addresses are generated
by a counter as described in Section 2.4.1. The FSMs are responsible for all the
control signals, in particular, for initializing the video digitizer, storing data into the
SRAMs and transferring data to the PE array.
The most direct way to implement a shuffler is to cascade three stages of multiplex-
ers, as shown in Figure 2.12. In other words, each stage contains eight 2:1 multiplexers
with the first stage achieving the equivalent functionality of either switch block S_0
or S_4, the second stage either S_0 or S_2, and the third stage S_0 or S_1. This is
shown in Figure 3.6(a). Since there are four inputs to both the F and the G function
generators in each CLB, the multiplexers can be grouped so that a shuffler uses a
total of twelve CLBs. However, such an implementation does not utilize the H func-
tion generator in the CLB. An alternative design can be achieved with a two-stage
implementation as shown in Figure 3.6(b). The 4:1 multiplexers in this implementa-
tion utilize the H function generators and accomplish the equivalent tasks of stage
2 and 3 in the three-stage implementation, reducing the propagation delay. For an
XC4005H-5 FPGA, the delay from the F/G inputs to the X/Y outputs is 4.5 ns and
from the F/G inputs via H to the X/Y outputs is 7.0 ns. Thus, the delay in the 4:1
multiplexers in the two-stage implementation is 7.0 ns, where as the combined delay
in stage 2 and 3 in the three-stage implementation is at least 9.0 ns (since the delay
on the wire segments between two CLBs must be taken into consideration).
In the mask write logic block, a 2:1 multiplexer is used for each bit in a word.
Each multiplexer selects either the original word bit from the SRAM or the shuffled
data from the shuffler, as shown in Figure 3.7. Elementary logic gates are used to
implement a two-line to four-line decoder to control the select inputs. This ensures
that, for each word, only one bit is modified. The multiplexers and the AND gates
map nicely into the four-input F and G function generators so that only sixteen CLBs
are required to implement the mask write logic for 32 bits of data.
Each XC4005H FPGA contains 196 CLBs and 192 IOBs. The format converter
design requires approximately 80% of the CLBs and 70% of the IOBs for implementing
the shufflers and the mask write logic as well as the memory address registers and
the FSMs. The FSM state-transition diagrams are included in Appendix B.
Timing
As mentioned in Section 2.3.1 the timing associated with the path from the memory
buffer through shuffler 2 to the PE array is critical since a frame of data must be
transferred to the PE array within the vertical blanking period. A further look at
Figure 3.5 shows that the timing associated with the path from the camera through
shuffler 1 and the mask write logic is also critical. The timing diagram for storing
image data into the SRAMs is shown in Figure 3.8. The input format converter has
approximately 160 ns to store a shuffled pixel into the memory buffer. (The camera
outputs data at a rate of 12.27 MHZ, which translates to 80 ns, but only every other
pixel is shuffled by the input format converter.) However, in those 160 ns, the FPGA
must generate the memory address, read a word from each SRAM, modify only one bit
of a word and then write the results into the SRAMs. Because the FPGA is running
with a 25 MHz clock (40 ns-period), the delays through shuffler 1, the mask write logic
block and the IOBs become significant. In the actual design, both shufflers employ
the two-stage implementation and are pipelined with registers placed after stages 1
and 2. Registers are placed after the multiplexers in the mask write logic block as
stage 1 stage 2 stage 3
XO aO aO bO bO YO
X4 F a2 F bi F
Xl al al bl bl Y1
X5 G 3 G b G
X2 a2 a2 b2 b2 Y2
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X3 a3 a3 b3 b3 Y3
X7 al b2
X4 a4 a4 b4 b4 Y4
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Xl a7l -- b4
X6 a6 a6 b6 b6 Y6
X2 a4 b7
X7 a7 a7 b7 b7 Y7
X3 a5 b6
..... ................ .. .. 
select 2 select 1 select 0
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Figure 3.6: Implementation of a shuffler
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Figure 3.7: Implementation of mask write logic for a word
well. CLK2 is used for clocking these registers so that the data output of the FPGA
to the SRAMs are valid. The timing for accessing data out of the SRAMs during
the vertical blanking period is straightforward, as shown in Figure 3.9. The FPGA
generates the memory addresses for reading data out of the SRAMs. The data are
then latched by the registers inside the FPGA and the shuffled data appear two clock
cycles later for transfer to the PE array. The process is pipelined.
Programming
A Xilinx FPGA design can be started either in a hardware description language or in
a schematic editor. In this research the schematics are drawn with the Viewlogic CAD
tool, Viewdraw, on a Sun SPARCstation. Simulations can be performed after this
stage for functional verification. The completed design is then translated into a format
compatible with the FPGA by the partitioning, placing and routing program. The
users can control the placing and routing of the design to a certain degree by specifying
the physical location of the CLBs and timing specifications between flip-flops, from
flip-flops to I/O pads and from IO pads to flip-flops in schematics. Timing simulations
are performed before the FPGA is programmed. Although SRAM programming
technology used in FPGAs from Xilinx yields fast re-programmability, information
stored in the devices is volatile. Thus, the FPGA must be re-configured each time
the chip is powered-up. For testing and debugging, the configuration bitstreams
can be easily loaded into the device via a serial port using the Xilinx XChecker cable.
However, after in-circuit verification of the design is completed, an external permanent
memory such as EPROM is required to provide the configuration bitstreams upon
power-up. Xilinx supports one-time programmable bit serial read-only memories for
this purpose. Hence, the data path hardware needs to be constructed with a connector
for the XChecker cable as well as sockets for the serial PROMs.
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Figure 3.8: Timing diagram for storing data into SRAMs
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Figure 3.9: Timing diagram for accessing data from SRAMs
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3.1.2 Memory Buffer Design
Section 2.4.3 described the implementation of the memory buffer using eight 16 K x 4
SRAM chips instead of thirty-two 16 K x 1 chips for reducing cost and size of the
hardware. Initially, a more aggressive attempt was taken using SRAMs with wider
words (four 16 K x 8 SRAM chips). Since only four memory chips were physically
present, the approach required two read and mask write operations for storing one
pixel (8 bits) into the memory buffer. This translated to having only 80 ns for reading
a word out of each SRAM, modifying the proper bit, then writing the results back
into the SRAM. Using SRAMs with read/write cycle times of 15 ns, a figure close
to the state-of-the-art, the design did not allow for sufficient time to write data back
into the SRAMs. The limitation was mainly due to the signal delay through the IOBs
in the FPGA.
Another memory buffer design, employing video RAMs with 8-bit buses such as
those from Micron, was considered. The memory chips have the capability of perform-
ing read-modify-write operations provided that they are given a 'mask'. However, a
normal mask write cycle (a mask followed by the actual data) takes at least 110 ns.
Thus, it is not possible to perform two such mask write operations for storing one
pixel into the memory in the allotted 160 ns. Although video RAMs also support
fast-page-mode mask write cycles, requiring less time, the same mask must be used
for all write operations in that page. This is not suitable for implementing the format
converters since, for each pixel, two different masks are required to write two pixel
bits into each of the four video RAM chips. Hence, eight memory chips are necessary
in the memory buffer. Implementation using SRAMs with the mask write logic re-
siding in the FPGA is preferred over video RAMs because SRAM read/write cycles
are relatively uncomplicated. For testing purposes, in order to allow multiple frames
of data from the host computer to be processed, the size of the SRAMs are chosen to
be 64 K x 4, capable of storing four frames of image.
3.1.3 Output Format Converter
The output format converter is implemented in a similar way as the input format
converter, shown in Figure 3.10. Eight SRAM chips are used to implement the mem-
ory buffer. Both shufflers are functionally identical to those in FPGA 1. The two
main differences in the FPGAs are the MAR blocks and the mask write logic block
versus the select logic block. The memory addressing sequences generated for the two
memory buffers during data transfer with the PE array differ because of the reasons
mentioned in Section 2.4.4. For each picture block, the PE array receives the first
row of data from the data path board, but sends the last row of data back to the data
path board. The select block essentially performs the opposite function of the mask
write logic block. When sending data from memory buffer 2 to either the display or
back to the host computer, 32 bits of data are read out of the SRAMs, but only eight
are selected and shuffled.
processed 32
data
from array
19 address
digitized
N image
3 i 8
32-bit data
/ oko x 't) O•AMs
Figure 3.10: FPGA functional block diagram for the output format converter
Timing associated with the output format converter is not as critical as that asso-
ciated with the input format converter. Consecutive write operations are performed
for storing data from the PE array into the SRAMs. Then, consecutive read oper-
ations are performed to display the image data by reading them from the SRAMs.
Unlike the mask write logic in FPGA 1, the select logic in FPGA 2 does not require
the output format converter to alternate between a read and a write cycle.
3.2 PE Array Interface
The PE array interface is responsible for transferring shuffled data to the PE array and
receiving the processed image data from the array. Because the format converters and
the PE array operate at different clock speeds and are located on two physically sep-
arated boards, both synchronization and power/ground distribution problems must
be addressed.
The synchronization problem can be addressed by employing handshaking signals
between the two hardware modules. Such handshaking protocol is similar to that
used in the demonstration system for the associative parallel processor. In the pixel-
parallel processing system, there are only two sets of handshaking signals, one for row
transfer and the other for frame transfer. (There is an additional set of signals, for
plane transfer, for communication with the associative parallel processor.) A detailed
description of the handshaking protocol is included in Appendix D. An inverted 2X
pixel clock (PXCK) is provided by the data path board for sending data to the array
and for receiving data from the array. As shown in Figure 3.11, the data path board
outputs data after the rising edges of PXCK so that data latched by the PE array
board on the rising edges of PXCK are valid. Similarly, processed data are output
FPGA 2
counter €control FSMs
- MAR initialize encoder
store data into SRAMs
send data to display
PXCK
PXCK
Data at
PE Array
PXCK at
PE Array
Processed data
at PE Array
Processed data
at data path board
Figure 3.11: Timing diagram for data transfer
after the rising edges of PXCK. Thus, data are valid when sampled by the data
path board at the rising edge of PXCK.
Communication between the two hardware modules is best achieved with differen-
tial transmission. Thus, the image processing system employs differential driver and
receiver chips for transferring data between the format converters and the PE array.
Data from the input format converter to the PE array are registered with PXCK,
and from the PE array to the output format converter with PXCK. In addition,
twisted-pair ribbon cables, shown in Figure 3.12, are used for reducing interference
caused by external magnetic coupling to the wires. With a clock period of 40 ns,
the signal delay from the data path board to the PE array and back becomes signif-
icant. For this reason, the PE array interface design requires the use of high-speed
differential drivers and receivers such as those from National Semiconductor, with
propagation delays of 3.5 ns and 6.0 ns respectively.
Figure 3.12: PE array interface
3.3 Image I/O Unit
As shown in Figure 2.15, two sources of image data are provided for the data path
hardware. The main source of data input is the video camera. Real-time data are
shuffled and processed, and the results are displayed on a monitor. For testing pur-
poses, image data from the host computer are used via the VME interface.
3.3.1 Camera and Display
The video interface for the camera and the display is shown in Figure 3.13. The
Raytheon TMC22071 Genlocking Video Digitizer operates from an internally synthe-
sized clock, PXCK, running at twice the pixel rate, which is 12.27 Mpps for NTSC
operation. A 20MHz clock is required for the on-chip oscillator circuitry for gener-
ating PXCK. The TMC222071 is controlled by a single 47-bit long control register
with serial access. Read and write operations are performed via CS, RIW, Do, and
A 0 . Digitized video data are output on the CVBS7 _o bus. During the horizontal
blanking interval, field ID, subcarrier frequency, and subcarrier phase are available
on this bus. In addition, the TMC22071 extracts both the horizontal sync and vertical
sync signals and outputs them on the GHSYNC and GVSYNC pin.
Video In - CVSB.,H GHSYNCGVSYNC GHSYNCPXCK TMC22191 GVSYNCSLDV PDC
Processed Digital Video Encoder
Data PD 16-23 LUMA -+ VideoOutN //3 1
Tttt Sttt
Figure 3.13: Video Interface
The TMC22071 is further used to interface with the TMC22191 Digital Video
Encoders by directly connecting CVBS7-o, GHSYNC, GVSYNC, PXCK, and
LDV. The TMC22191, in turn, generates all timing and sync signals, and provides
horizontal sync VHSYNC, vertical sync VVSYNC, and pixel data control PDC to
the output format converter. Data input can be in either RGB or YCBCR format.
However, since the camera outputs grey-scale video, only the luminance pixel data
inputs PD 16- 23 are used, and the analog output to a monitor is thus taken from the
LUMA pin. The TMC22191 is programmed in a similar fashion as is the TMC22071
digitizer. A set of 8-bit wide control registers reside in the TMC22191 and are loaded
via data I/O port D7-0. The read and write operations for these registers are con-
trolled by pins CS, R/W, and Al-0. Appendix A contains the detailed schematics for
both the camera and the display interface. Inexpensive low-pass filters are inserted
in the video path before the VIN1 pin of the digitizer and after the LUMA pin of the
encoder, as recommended by the data sheets for these two chips.
VIN1 CVSB7-,GHSYNC
GVSYNC
TMC22071 PXCKLDV
Genlocking Video Digitizer
CLKIN oi.Ia
3.3.2 VMEbus
The VME interface performs two functions. It is primarily used for transferring data
from the host computer to the data path hardware. Image data are sent to the input
format converter one pixel after another. Although such a flow of data, from the host
to the array, is not in real-time, inclusion of this alternate image source aids in the
verification of the functionality of the format conversion process. The other function
performed by the VME interface is the initialization of the digitizer and the encoder.
The host computer can conveniently send data to program the control registers on
the two chips via this interface.
FPGA1, FPGA2 (shufflers)
digitizer
encoder
FPGA1, FPGA2 (control FSMs)
FPGA1, FPGA2 (control FSMs)
FPGA1 (control FSMs)
FPGA2 (addr decoder)
FPGA2 (addr decoder)
Figure 3.14: VME Interface
Figure 3.14 shows the structure of the VME interface. It is similar to the one used
in the controller architecture for the associative processors [10]. A PLX2000 chip is
used, which contains bus interface circuitry required for a VMEbus slave module
(the data path hardware). The address broadcasted by the VME master (the host
computer) is compared with one hardwired in FPGA 2. (The address decoder logic
is not implemented in FPGA 1 because more logic/CLBs are required for realizing
the input format converter, in particular, the mask write logic block.) A logic LOW
on ADEN indicates that the addresses match. Then, MODSEL is asserted to
enable the data path board operations. The DS output of the PLX2000 is asserted
when one of the VME data strobes has made a transition with MODSEL being
asserted, signaling the initiation of either a VME read or a VME write cycle. Upon
completion, the logic in the FPGA 1 asserts ACK. The PLX2000, in turn, asserts
DTACK indicating that the slave has responded to the VME cycle. Four of the
address lines are used as inputs to the control FSMs in the FPGAs, for initializing
the digitizer and the encoder, for transferring data from either the camera or the host
computer to the PE array, and for sending processed data to the display or back to
the host computer.
3.4 PCB Design
The data path hardware contains both analog and digital signals. Such a high-
performance design with mixed-signal circuits requires a printed circuit board with
ground planes. A PC board using surface mount technology (instead of through-
hole) is chosen for several reasons. The primary reason is that some of the high-speed
IC chips such as the differential drivers and receivers from National Semiconductor
are available only in surface mount packages. In addition, a surface mount board
favors high speed design (25MHz) since shorter traces cause less delay and less noise.
Furthermore, surface mount components are typically smaller so that a higher density
board can be achieved.
3.4.1 Data Path Board Layout
A component layout of the data path board is shown in Figure 3.15. The layout can
be roughly divided into three sections. The two video chips are placed in section A so
that analog signals are separated from digital signals. Components implementing the
input format converter are placed in section B, and those implementing the output
format converter are in section C.
Because of the noise present in digital circuitry, which can compromise the per-
formance of analog circuitry, the digital circuits are positioned away from the analog
circuits. The data path board must be designed to have both an "analog ground" and
a "digital ground". However, they must be joined at a single point. This prompts
for a split in the ground plane in the board layout, which is illustrated by the shaded
region in Figure 3.15. Note that both the digitizer and the encoder chips have sepa-
rate pins labeled as analog ground (AGnd) and digital ground (DGnd), but the labels
refer to the parts of the chips to which they are connected, not the portion of the
board. It is advised that the AGnd and the DGnd pins for a chip be joined together
at the device and connected to the system analog ground [11]. In other words, the
DGnd pins of the digitizer refer to the ground pins connected to the digital section
of that video chip, but they are to be connected to the system analog ground. This
also applies to the encoder chip. Hence, the split in the ground plane is placed in
between Sections A and B, and not under the video chips. The power plane needs to
be split as well, into an "analog power supply" and a "digital power supply". It is
laid out as shown in Figure 3.15, outlined by the black dashed lines, since the data
sheets recommend that the digital power supply not overlap with the video chips.
In order to achieve a compact and dense board, a classic layout stack for ten layers,
shown in Figure 3.16, is used for the data path board. The positions of the ground
and the power plane, layer 3 and layer 8, are chosen as recommended in a high-speed
digital design book by Johnson and Graham [12]. Core and prepreg thicknesses are
chosen to be 0.005 in, as recommended by Multilayer Technology Incorporated. The
board size is 9.175 in x 6.300 in and the total thickness is 0.063 in, which meets the
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Figure 3.15: Data path board layout
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specification of the VME chassis.
Since the clock buffer chip provides multiple buffered versions of the same clock
signal and is placed physically between components for the input format converter
and the output format converter, the two format converters are driven by different
clock buffer outputs to reduce signal loading. The various clock lines are shown
in Figure 3.17. All traces for the clock signals are routed in the top and bottom
layers. However, even though CLK1 only drives one load, namely the output format
converter, extra pads for termination resistors are placed on the board for future use,
if necessary.
3.4.2 Dummy Test Board
Because the PE array employing a high-density parallel processor with DRAM cells is
still under development, a dummy test board was designed as well, for testing the data
path board. The dummy test board contains a PE array interface for receiving data
from the data path board. The same data are sent back to the data path board. A
PAL is used to implement an FSM for generating the proper signals for handshaking
with the data path board. Figure 3.18 shows the component layout of the dummy
test board. The detailed FSM design and PAL file are included in Appendix E.
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Chapter 4
Results
The layouts for the data path board and the dummy test board were done using Alle-
gro, a layout tool by Cadence. The boards were fabricated by Multilayer Technology
Incorporated and assembled by 4DI Incorporated. An HP 1650A logic analyzer and
HP 54503A digitizing oscilloscope were used extensively in the testing of both boards.
The VME chassis with the SBus to VMEbus adapter had already been set up prop-
erly. The chassis provided power to the data path board via the VMEbus. However,
a separate power supply was used for the dummy test board since it does not reside in
the chassis. The boards were tested incrementally by functional blocks. This chapter
describes the steps taken in testing the boards and some of the problems encountered
during the process.
4.1 Testing
4.1.1 Clocks
The first step in testing is the verification of a clean clock signal. The 25 MHz clock
(PXCK) from the digitizer is used to run both the data path board and the dummy
test board. This clock signal is buffered by an IDT74FCT88915TT low-skew phase-
locked-loop clock driver. As mentioned in Section 3.4.1, the components are laid out
such that each output of the clock buffer drives no more than two chips. It was found
that termination resistors are not necessary. The clock waveform was measured with
the digitizing scope. The rising and falling edges of the clock were less than 2 ns; a
logic HIGH on the output was at least 3.6 V and a logic LOW was less than 0.7 V.
Both values met TTL specification.
4.1.2 Programming FPGAs
For testing and debugging purposes, the configuration bitstreams required to program
the FPGAs were downloaded from the host computer (SPARCstation IPX) via the
Table 4.1: XChecker Cable Connector
Pin Name Function
J2-1 VCC supplies +5V to XChecker cable
J2-3 GND supplies ground reference to XChecker cable
J2-5 N.C. not connected
J2-7 CCLK provides the clock during configuration or readback
J2-9 DONE indicates when configuration is complete
J2-11 DIN provides configuration data
J2-13 PROG provides the program pulse that initiate configuration
J2-15 INIT indicates a CRC error during configuration if low
J2-17 RST allows XChecker to provide a reset input if connected
Xilinx XChecker cable. The XChecker cable contains eighteen pins, nine of which
are used for boundary scan and readback of the FPGAs. The other nine are used
for sending bitstreams to the FPGAs. The cable pinout is listed in Table 4.1. A
9-pin single row pin strip header is placed on the data path board for the XChecker
connector. The RST pin is left unconnected. After the FPGAs are powered-up, the
DONE signal should be low and both PROG and INIT should be high. Initially,
the XChecker cable was connected to the data path board before turning on the
chassis. It was discovered that although DONE was low, PROG and INIT were
unstable. Disconnecting the XChecker cable prior to powering the chassis stabilized
both signals. Thus, successful programming of the FPGAs was done by powering-up
the data path board, then connecting the XChecker cable.
4.1.3 Communication via VMEbus
Communication between the data path board and the host computer is required for
programming the digitizer and the encoder and for sending test image data from the
host to verify the shuffling process. A C program was written for this purpose. The
source code is included in Appendix F; they are very similar to the ones written
for the controller. The Sun operating system provides a memory mapping function,
mmap(), which maps the device memory onto user memory. Thus, in C a pointer
variable can be used to represent an address broadcast by the host. The VMEbus
contains 31 address lines (A01 to A31) and three additional lines (DSO, DS1, and
LWORD) for determining the lowest order address bit and size of data, one, two, or
four bytes. Address Ox0000A000 (hexadecimal representation) is chosen as the base
address for the data path board. The names of the pointer variables and addresses
used for the control FSMs in the FPGAs are shown in Table 4.2. For example,
broadcasting an address for sending a data value of F to program the encoder is done
by declaring ENCODIS as an unsigned long pointer (allowing for the 32 bits of data
Table 4.2: VME device memory and user memory mapping
Base Addr Offset
(in increments
of 4 bytes)
8
9
10
11
0
2
6
14
12
4
Reg Name
DIGIDVME
DIGIDCAM
DIGILVME
DIGILCAM
FPGA1ONE
FPGA1MULT
FPGA2
ENCOVME
ENCODIS
ENCOADR
Function
data to program digitizer; image from VME
data to program digitizer; image from camera
last data to program digitizer; image from VME
last data to program digitizer; image from camera
one frame of data from host
multiple frames of data from host
data back to host
data to program encoder; image back to host
data to program encoder; image to display
sets encoder control register address to 0
on the VMEbus) and using the statement *ENCODIS = OxOF.
With the memory mapping completed, the sequences of functions executed by the
program are as follows:
* If the input image source is to be taken from the camera and the output sent
to the display, the encoder must be initialized first. This ensures that the display is
ready to output image data before the PE array completes transferring a frame of
processed data back to the data path board.
* The digitizer is programmed next. This is necessary even if image data are
taken from the host and not the camera. The reason is that the 25 MHz clock signal,
PXCK, used for running the data path board, is generated by the digitizer.
* If the data path board is to run at real-time using images from the camera,
communication with the host computer is completed after initializing the digitizer.
Otherwise, the host must send either one or four frames of data to the data path
board. (The data path hardware is designed with the SRAMs capable of storing four
frames of 256 x 256 images.) Then, in order to verify the shuffling process, the data
path board is required to send the processed data back to the host computer.
4.1.4 Wiring and Design Oversights
Once the FPGAs were programmed and the C programs were written, a minor board
design flaw and a few wiring problems were discovered. A reset signal of the wrong
polarity was connected to the digitizer chip. The data path board was designed with
an on-board reset circuitry consisting of a Schmitt-triggered inverter generating a
positive reset pulse, as shown in Figure 4.1. The purpose of the reset circuit was
Figure 4.1: Reset Circuit
to reset the digitizer and the PROMs. However, the digitizer requires a negatively
asserted reset pulse. The problem was solved by removing the trace from the output
pin of the Schmitt-triggered inverter to the digitizer, then generating the reset pulse
for the digitizer from FPGA 1. A wire was soldered directly on the Schmitt triggered
inverter output then wire wrapped to pin strip header X. Since the RESET pins on
the PROMs are connected to pin strip header Y, a wire was then wire wrapped from
pin strip header X to Y. In this way, the PROMs were reset properly by placing a
jumper on pin strip header X.
The wiring mistakes were easily detected. The PLLEN pin on the clock buffer
chip was mistakenly left unconnected in the original board schematic. The pin needs
to be tied to a logic HIGH. Since the chip is a PLCC surface mount component and
resides in a surface mount socket, the best solution was to solder one end of a wire
directly onto the PLLEN pin and solder the other end to the closest Vcc pin on the
chip.
Other wiring problems were corrected by changing the output pins of the FPGAs
and the PAL. More specifically, XA and HA, two of the handshaking signals be-
tween the data path board and the PE array were accidentally switched in the board
schematic. A change in the PAL on the dummy test board was made to accommodate
the switch. Also, address line 10 of all the SRAMs was connected to the wrong pin on
FPGA 1. The problem was solved by reprogramming FPGA 1 with the correct pin
assignments. The less obvious mistakes were the improper soldering of components
by 4DI. A few of the pins on the SRAMs (CE and WE) and one of the capacitor
leads for filtering the input video signal were unsoldered.
Problems found in the FPGA design were not as detrimental as those in the board
design since they could be corrected by re-programming the chips. As mentioned in
Section 3.1.1, because the FPGAs are running at 25 MHz and the delays through the
CLBs and the IOBs are comparable to the 40 ns clock period, pipelining techniques
were heavily used in designing the FPGAs.
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In each FPGA, the MAR block must generate two different addressing sequences.
In FPGA 1, one sequence is used for storing image data into the SRAMs and one
for transferring data to the PE array; in FPGA 2, one address sequence is used for
storing the processed data from the PE array into the SRAMs and the other is used
for sending data to either the display or back to the host. Multiplexers are used to
select between the two sequences. However, it was discovered that in FPGA 2 the
select signal to the multiplexers changed one clock cycle too early, due to a missing
register in the MAR logic block. After the error was corrected, the data path board
successfully received image data from the host computer, performed all the proper
format conversions, and sent the data back to the host computer.
4.1.5 Using Real-time Images
Since the data path board does not store all the pixels in each row and the camera
only outputs 242 lines of valid image data as described in Section 2.5.1, two additional
counters and FSMs are implemented in FPGA 1 to produce the proper EOF (end of
frame), EOD (end of data), SOF (start of frame), and SOD (start of data) markers
based on the vertical and horizontal sync signals from the digitizer. Timing diagrams
of the sync signals can be found in the data sheets of both video chips. Similar design,
employing counters and FSMs, is used in FPGA 2 for displaying data. Flickering of
the image was noticed on the monitor because the FSMs and the counters, responsible
for counting the number of horizontal lines in both FPGAs, had mis-counted a few
lines. While the input format converter was ready to transfer one frame of data,
the output format converter was not ready to receive any data. Therefore, only
every other frame was being displayed. Changing the FSMs and re-programming the
FPGAs corrected this mistake so that the FSMs in both FPGAs were synchronized.
A more serious problem relating to mask writing data into memory buffer 1 was
discovered. As noted in Section 3.1.1, the timing associated with the path from the
camera through shuffler 1 and the mask write logic is critical. Because the output pin
for address line 10 needed to be reassigned in FPGA 1, register used for generating
that address could not be placed in a CLB closest to the pin. Extra delay was thus
introduced in outputting valid addresses to the SRAMs. This, in turn, delayed the
reading of data out of the SRAMs to FPGA 1 and incorrect data were mask written
into the SRAMs. As a result, white spots were seen on the monitor. The simulation
values showed that delay from the registers inside FPGA 1 to the address I/O pins
was 13.8 ns, and the delay from the data I/O pins to the registers used for latching
input data from the SRAMs was 9.6 ns. With the SRAMs requiring a minimum read
cycle time of 15 ns, only 1.6 ns was left for the address signals to travel to the SRAMs
and for data to travel back to FPGA 1. By re-grouping some of the CLBs in FPGA 1
and re-routing the design, the delay from the flip-flops to the address pins on FPGA
1 was reduced from 13.8 ns to 13.5 ns (worst case simulated values). This slight
improvement allows just enough time for addresses to travel from FPGA 1 to the
SRAMs and for data to travel back to FPGA 1. The white spots were no longer seen
on the display. This was the best improvement that could be made given the speed
of both the FPGA and the SRAM chips, and given the number of routing channels
left in the tightly packed FPGA.
4.2 Demonstration
Since the dummy test board simply receives data from the data path board and
sends them back to the data path board, the memory address sequence as described
in Section 2.4.4 is not appropriate. For demonstration purposes, the MAR block in
FPGA 2 was modified to generate the same addressing sequence as the one generated
by the MAR block in FPGA 1. In this way, image data from the dummy test board
were re-shuffled appropriately for the display. If the MAR block in FPGA 2 were
left unmodified, images shown on the display appeared to be divided into eight strips
with each strip being up-side-down, as expected.
Another change was made after discovering that the encoder is not capable of
non-interlace operations. Image data displayed on the monitor were delayed by one
field. However, the encoder chip is synchronized to the digitizer chip. Thus, while
the digitizer was receiving an even field data, the encoder was expecting to output an
even field as well, but odd data from the previous field were being sent to the encoder
instead. Hence, the images were displayed with every other lines being reversed. The
picture on the monitor appeared to be moving up-and-down. Since the SRAMs are
capable of storing more than one frame of data (262 lines in non-interlaced mode),
FPGA 2 was modified to store one full frame of interlaced data and to delay the
displaying of each field by one full frame. Thus, the encoder receives an even field
data while it is expected to output an even field and receives an odd field data while
it is expected to output an odd field. This modification is not necessary when image
data are going through the PE array board since the processed data from the PE
array board are already one field behind the current field.
4.3 Ribbon Cable Delay
As mentioned in Chapter 2.2, the first step taken in the development of the data
path architecture was for demonstrating the I/O facility of a processor employing
content addressable memory cells. The hardware was implemented on a wire wrapped
board. One of the problems encountered during the testing of that board was in the
communication with the PE array board. The signal delay from that data path board
to the PE array and back exceeded the clock period. The measured delay through
the ribbon cable (18 inches) was approximately 20 ns. Similar ribbon cable delay was
observed during the testing of the PE array board, interfacing with the controller
board. These measurements were inconsistent with the expected propagation delay
measurements:
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Figure 4.2: Signal delay measurements
of signals in conducting wires, which is on the order of 110 ps to 130 ps
puzzling result was left unexplained.
per inch. The
In this data path design, a similar PE array interface consisting of differential
drivers and receivers, and ribbon cables was used. However, no problems were found
with signals traveling to the dummy test board and back to the data path board. A
set of measurements was taken at various points in the PE array interface section on
the data path board and the data path board interface section on the dummy test
board. This is shown in Figure 4.2. The calculated delay through the ribbon cables
were on the order of 3 ns to 4 ns, in agreement with the expected value.
4.4 PROM Programming
The entire data path design was verified using the Xilinx XChecker cable to download
the configuration bitstreams to the FPGAs. The final step was the programming of
the Xilinx PROMs, used for providing the bitstreams to the FPGAs upon power-up.
For the XC4005H FPGAs, XC17128D serial configuration PROMs are required. (The
XC17128D PROMs are the upgraded version of the XC17128 PROMs.) The chips
were programmed at Polaroid because the most current version of the software for
programming these PROMs was not available at MIT. Testing was completed after
the PROMs were placed on the board and the hardware proven functional. It was
observed that the time required to download the configuration bitstreams from the
PROMs to the FPGAs was significantly less compared to that via the XChecker cable.
Chapter 5
Conclusion
A data path architecture for a pixel-parallel image processing system has been de-
signed and successfully implemented. This chapter summarizes the major accom-
plishments of this thesis and suggests directions for future work.
5.1 Accomplishments
Image data are output by an A/D converter one pixel after another. However, in
order to transfer data to the PE array quickly and to utilize the array efficiently, data
need to be rearranged. This thesis has described the design and implementation of
the appropriate format converters for realizing real-time image processing. It has ad-
dressed both the spatial partitioning and the corner-turning problem. The hardware
containing the format converters has been proven functional, capable of handling
image data from the host as well as real-time images from the camera.
The design was implemented on a printed circuit board containing primarily sur-
face mount components, with the finest pitch (spacing between pins) being 0.025 inch,
and all the traces and drilled holes (vias and holes for through-hole components)
placed on a 0.025 inch grid. A significant amount of effort was required to layout a
surface mount board, however, not much more than that required for a through-hole
board.
Testing of the printed circuit board went smoothly for the most part. The use
of surface mount technology to produce a smaller and denser board helped avoid
many of the noise and clock problems associated with long traces. Most of the errors
discovered during the testing process were in the FPGA logic design, and they were
easily corrected by re-programming the FPGA chips. This emphasized the advantage
of using FPGAs for prototyping a design.
There are, however, some disadvantages to testing a design on a surface mount
board. Missing connections are more difficult to find. A component may appear to
be soldered to the board, but one of the pins could still be unconnected. Also, as an
alternative to expensive surface mount test clips, which may be suitable for probing
only one type of chip, pin strip headers, or any kind of probing posts, need to be
placed on the board and connected to the signals of interest. Thus, a board can be
cluttered with pin strip headers. This makes unsoldering and soldering of components
(in case of a malfunctioning chip) and removing of traces (due to design oversight)
more difficult.
Overall, despite the inconveniences encountered during testing of the board, sur-
face mount technology was a good design choice. With a smaller and denser board,
many of the problems associated with high-speed design, such as noise and signal
delays, were avoided. This project has provided a valuable learning experience. A
thorough grounding of video signals was obtained as well as familiarity with FPGAs
and printed circuit board designs.
5.2 Future Work
In this research, the data path hardware is designed such that data are transferred to
the PE array only during the vertical blanking period. As described in Section 2.3.1,
this facilitates the data path design since only one frame buffer is required for each
format converter. However, there are advantages to implementing two frame buffers.
One advantage would be increased processing time. Currently, the PE array has
15.4 ms (one over frame rate less vertical blanking period) to process a frame of non-
interlaced image or one field of interlaced image. The time is sufficient for performing
low level tasks such as smoothing and segmentation. However, if a more complex
processing task requiring more processing time is desired, the data path design can
be modified to contain two frame buffers, one for storing data of the current frame
while the other transfers data of the previous frame to the PE array. This gives the
PE array more time (16.7 ms, which includes vertical blanking period) to process the
data. In other words, while an image is being processed by the array, the next frame
of data can be sent to the SAMs located on the PE chips and loaded into the array,
temporarily interrupting array processing.
Another advantage is that the number of wires between the data path board and
the PE array can be reduced. The current design requires 32 bits of data to be
transferred from the data path board to the PE array board, and another 32 bits of
data from the PE array board to the data path board. If the time allowed for data
transfer is not limited to just the vertical blanking period, fewer wires and smaller
connectors will suffice.
Furthermore, if the data path board can operate at a slower speed, the more
aggressive design approach of the memory buffers using SRAMs with wider words,
as mentioned in Section 3.1.2, can be taken. In other words, since the PE array only
processes 256 pixels in each line, if a different A/D converter with a different sampling
rate, such as 200 ns per pixel, is used to output digital data, the data path board can
operate at 20 MHz (50 ns) instead. Then two read and two mask write operations, for
storing one pixel, are possible. Thus, the number of SRAMs required to implement
each memory buffer can be reduced by half. Despite the fact that two memory buffers
will be required for each format converter, the total number of SRAMs on board will
remain the same. With the time allowed for data transfer being not limited to just the
vertical blanking period, this design approach can be taken a step further. SRAMs
with even wider words, thus requiring more multiple read and write cycles for storing
one pixel, can be used to implement the memory buffers. This will further reduce the
number of SRAM chips on the hardware.
This thesis has described the design and implementation of a data path capable of
performing real-time format conversion. Data are stored into a memory buffer tem-
porary and transferred to the PE array during the vertical blanking period. However,
as discussed above, the overall design can be improved with the implementation of
two memory buffers for each format converter.
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Appendix A
Hardware Schematics
The board schematics for both the data path board and the dummy test board are
drawn with the Viewlogic CAD tool - Viewdraw. Hierarchical structure is used in
creating the schematics. In this appendix, the schematic containing the main func-
tional blocks is shown first, followed by the details of each functional block. Symbols
for IC chips are design primitives; they represent the 'leaves' in the hierarchical tree,
where as the functional blocks are the 'branches'. Table A.1 shows the hierarchical
tree. Although, in schematic, the dummy test board is contained in the data path
board, the two are separated in the actual layout.
Table A.1: Hierarchical tree in board schematics
first level
Data path brd
(bigmess)
second level
vmedata
vmestuff
third level
vmeconnector
Plx2000
IDT 245CT (X
IDT 573CT (la
fourth level
:cvr)
Ltch)
sch-trlg mv
adstuff
gostuff
membuffer
Xchecker
clocks
promstuff
Destuff
- dataconn
-+ pestuff2
-+ dastuff
- backstuff
-+ Dummy test brd
(smess)
Raytheon digitizer
oscillator
video
Xilinx FPGA
Cypress SRAM
IDT PLL clk driver
config PROM
diff driver
IDT 18-bit reg
header-80pins7
header-20pins
diff receiver
IDT 18-bit reg
Raytheon encoder
video
Xilinx FPGA
clk dri
dataconnr
-4 perec
-+ pedri
- PAL22v10
-+ plane
-s header-40pins
- header-10pins
-+ diff rec
4 registers
- diff dri
4 registers
- holes
Figure A.1: Main schematic of data path board
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Figure A.2: Schematic of VME connector block
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Figure A.3: Schematic of VME interface block
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Figure A.4: Schematic of camera interface block
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Figure A.5: Schematic of FPGA1 block
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Figure A.6: Schematic of memory buffer 1 block
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Figure A.7: Schematic of clock buffer block
Figure A.8: Schematic of configuration PROM block
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Figure A.9: Schematic of diff driver block on data path board
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Figure A.10: Schematic of PE array connector block
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Figure A.11: Schematic of diff receiver block on data path board
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Figure A.12: Schematic of display interface block
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Figure A.13: Schematic of FPGA2 block
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Figure A.14: Schematic of memory buffer 2 block
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Figure A.15: Main schematic of dummy test board
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Appendix B
FSMs in the FPGAs
The actual FPGA schematics are not included in this thesis. (They became too
difficult to read after they were reduced.) However, all the files can be found in
"/ghall/dyshih/XACT/shuffle".
This appendix describes the design and implementation of the FSMs in both
FPGAs. The FSMs for initializing the digitizer, for storing image data into the
SRAMs in the input format converter, and for sending data to the PE array are
contained in the first FPGA. The FSMs used in the reverse process, in the second
FPGA, are the ones used for initializing the encoder, for storing processed data into
the SRAMs in the output format converter, and for sending data to either the display
or to the host computer. The FSMs are listed in Table B.1. They are interdependent;
an output of an FSM is used as an input for another FSM. For example, "CAMFSM'
outputs a signal trans, instructing "TRANS" to begin transferring data from memory
buffer 1 to the PE array. In addition, the FSMs share some common output signals.
Each FSM has its own clrmar and inc signals for clearing and incrementing the
counter used to generate the memory addresses. Therefore, they must be combined
(ORed) together in the main FPGA schematics.
The VMEbus contains 31 address lines, A01 to A31. The address for the data
path board is chosen to be XXXXAXXX (in hexadecimal representation), where X
is a "don't care" value. Logic is implemented inside FPGA 2 to detect this partic-
ular address. Address lines A2 to A5 are used as inputs to the FSMs, as shown in
Table B.2, for performing the desired functions.
In order to facilitate the description and avoid confusion in the following sections,
FSM names are written with double quotation marks, such as "INITAD". FSM signal
names are written in italics, such as clrmar.
Table B.1: Functional description of the FSMs
FSM
INITAD
BIRD
SOFSOD
CAMFSM
TRANS
ENCOBACK
COUNTRUN
BACKTRANS
BACKVME
Description
initializes digitizer, determines image source
receives data from host, stores them in mem buff 1
generates SOF (start of frame) and SOD (start of
data) based on sync signals
receives data from camera, stores them in mem buff 1
transfers data from mem buff 1 to PE array
initializes encoder, determines output destination
generates SOF (start of frame) and PIXEN (pixel
enable) based on sync signals
transfers data from PE array to mem buff 2, sends
data to display
sends data from mem buff 2 back to host
Table B.2: Functional description of VME address lines
A5 A4 A3 A2 FSM target Description
INITAD
INITAD
INITAD
INITAD
BIRD
BIRD
BACKVME
ENCOBACK
ENCOBACK
ENCOBACK
data to program digitizer; image from VME
last data to program digitizer; image from VME
data to program digitizer; image from camera
last data to program digitizer; image from camera
one frame from host
multiple frames from host
data back to host
data to program encoder; image to display
data to program encoder; image back to host
sets chip control register address to 0
FPGA
FPGA 1
(input
format
converter)
FPGA 2
(output
format
converter)
INITAD
The data needed for programming the video digitizer chip are provided by the host
via the VMEbus. This FSM, shown in Figure B.1 is designed to generate the proper
control signals for initializing the chip. With the data path board being selected (low
on both modselb and dsb), VME address line A5 = 1 and A4 = 0 indicate that the host
is ready to send data to program the control registers. Signals rwb, csb, and an, which
corresponds to the CS, R/W, and A 0 signals of the digitizer, are asserted to meet the
write timing specification of the chip. The value of A2 controls the CAM flag, which
signals either "BIRD" or "CAMFSM" to begin storing data into the SRAMs. Chip
initialization is ended by asserting an when the value of A3 is 1. The initdone flag
is used as a negatively asserted reset signal to the other FSMs on the FPGA. Signal
ackb is used for acknowledging each VME write cycle. Since there can only be one
acknowledging signal going to the VME PLX2000 chip, this ackb is combined with
the ackb signal from "BIRD" and the ackb from FPGA 2. In schematics, they are
ORed together in functional block BIRD then registered as an output from FPGA1
to the PLX2000 chip.
BIRD
For testing the functionality of the shuffling logic, image data from the host computer
are used. This FSM stays in the 'Wait' state until the digitizer has been programmed
and the CAM flag is not set. See Figure B.2. Image data from the host to the data
path board are identified by VME address line A5 = 0 and A4 = 0. If more than one
frame of data are to be used, the MULT flag is set. Signals ceb and web are SRAM
chip enable and write enable. They are registered output signals and are asserted as
shown in Figure C.1. Signal inc increments and clrmar clears the 18-bit counter used
for generating the addresses to the SRAMs. In the FPGA design, the 18-bit counter
is functionally implemented by cascading a 16-bit counter with a 2-bit counter, where
the two most significant bits are the output of the 2-bit counter. Signals ceo2 and
ceol are the carry outs of the 2-bit and the 16-bit counters respectively. They are
used to initiate data transfer to the PE array. Due to routing delays inside the
FPGA, signal trans generated by "BIRD" to "TRANS" is registered. Each VME
write cycle is terminated by asserting ackb. Note that in schematic, functional block
BIRD contains the logic for combining all the web, ceb, inc, clrmar, trans, and ackb.
SOFSOD
In addition to converting the analog video signal from the camera to digital data, the
digitizer also extracts vertical and horizontal sync signals. The FSM on the left of
Figure B.3 uses these two sync signals as inputs and generates the appropriate eof
and eod markers. Although a vertical blanking period contains 20 horizontal lines,
each vertical sync pulse generated by the digitizer is only LOW during line 4 to line 6.
Thus, counter 1 is used to count another 14 lines (fif HIGH) before the sof marker is
generated. Counter 2 is used to count the number of pixels in each line. Because the
camera outputs more pixels in each line than needed by the data path board, a sod
marker is generated after the 216th pixel in each line (onesev HIGH). The duration of
the horizontal period is about 134 pixels. This allows the data path board to capture
the center portion of an image as shown in Figure 2.16. Counter 1 continues to count
another 242 lines, indicated by twohu going HIGH, since there are only a total of 242
lines of active video. The sof and sod markers are used by "CAMFSM" for storing
active video data into the SRAMs.
CAMFSM
This FSM is used when images are coming from the camera. After the CAM flag
is set to HIGH, the FSM waits for the sod marker to begin storing image data into
the SRAMs. This is shown in Figure B.4. As in "BIRD", the counter for generating
the memory addresses is cleared and incremented, and web and ceb are asserted
accordingly to meet the SRAM read and write cycles timing specification. Signal
r256 going HIGH indicates that 256 pixels in a horizontal line have been shuffled and
stored into the SRAMs. Then, after one frame of data, 242 lines, have been stored
(line becoming HIGH), trans is asserted to signal "TRANS" to start data transfer to
the PE array. The FSM then remains in the 'DoneFrame' state until data transfer to
the PE array is completed (transdone HIGH).
TRANS
When trans from either "BIRD" or "CAMFSM" is asserted, this FSM begins trans-
ferring data to the PE array. See Figure B.5. Signals arbar, xabar, and habar are
registered inputs. They are handshaking signals from the PE array. The BUSY,
XBAR and HBAR flags are controlled by clrbusy, setbusy, clrx, setx, clrh and setx,
respectively. They are handshaking signals from the data path board to the PE array.
The protocol follows the description in Appendix C. BUSY goes HIGH when the
first group of data is being transferred to the PE array and remains HIGH until the
last group of data has been transferred. BUSY from FPGA 1 is the input signal
START to "BACKTRANS" in FPGA 2. The XBAR and HBAR signals appear at
the output of FPGA 1 three clock periods after the flags are set, to account for the
time required to shuffled the data from the SRAMs. The counter used for generating
the memory addresses is cleared and incremented by signal clrmar and signal inc.
Because the SAMs on the PE array board are 128-bit wide, the data path board must
transfer 128 data, then wait for the PE array board to load those data into the array
before sending out the next 128 data. Signal crow is used to indicate the end of a
'row' transfer, and cframe for the end of a frame transfer. Signal bigcarry is used
when multiple frames of image are taken from the host computer. If real-time images
are used, and the PE array board is not ready to receive data (xabar still HIGH)
when the vertical blanking period is over (sof HIGH), this FSM must instruct the
data path board to proceed to storing the next frame of image.
ENCOBACK
Figure B.6 shows the transition diagram for the FSM used to program the encoder
chip. This is similar to that used to program the digitizer chip. The required data are
provided by the host via the VMEbus. With the data path board being selected (low
on both modselb and dsb), VME address line A5 = 1 and A4 = 1 are used for sending
data from the host to the control registers. Signals rwb and csb, which corresponds
to the CS and R/W signals of the encoder, are asserted to meet the write timing
specification of the chip. The value of A3 controls the VME flag. A logic HIGH
indicates that processed data are to be sent back to the host via the VMEbus while
a logic LOW indicates that data are to be sent to the display. VME address line A5
= 0, A4 = 1, and A3 = 0 are used for resetting the control register address to zero,
before and after the encoder is programmed. Signal A 0 of the encoder is always set
to a logic LOW and A1 is set to a logic HIGH when data need to be written into the
control registers (modselb = 0, dsb = 0, A5 = 1 and A4 = 1). The initdone flag is
used as a negatively asserted reset signal to the other FSMs on FPGA 2. Signal ackb
is used for acknowledging each VME write cycle. This ackb combined with one from
"BACKVME" is used in FPGA 1 for generating the ACK signal to the PLX2000
chip. While the encoder is being programmed, the OENB flag is cleared, disabling
data output from FPGA 2 to the VMEbus. In schematic, the OENB flag resides in
functional block COUNTRUN.
COUNTRUN
The encoder chip is capable of locking to the digitizer to produce the proper vertical
and horizontal sync signals. In addition, it outputs a PDC (pixel data control) signal.
This signal is HIGH when the encoder is ready to receive active video data and stays
low during vertical and horizontal blanking periods. A sof marker is generated after
the end of each vertical blanking period. Counter 1, separate from that used to
generate the memory addresses, is used for counting the number of pixels in each
line. This allows the displayed image to be centered on screen since the data path
handles only 256 pixels per lines, as shown in Figure 2.16. Signal pixen is asserted after
counter 1 has counted 70 pixels in each line, and is then deasserted after displaying
256 pixels (endline HIGH). Pixen is an input to "BACKTRANS", instructing FPGA
2 to read data out of the SRAMs, shuffle them and send them to the display.
BACKTRANS
While the input format converter transfers data to the PE array, the output format
converter stores the processed data from the previous image. This FSM serves two
purposes, one for storing data from the PE array into the SRAMs and the other for
sending data out to the monitor. When start goes HIGH, data transfer from the PE
array begins. The BUSY flag in FPGA 1 is used to provide this start signal. The
counter used for generating the addresses for memory buffer 2 is only incremented
when both start and handshaking signal hbar are HIGH. Note that the HBAR flag
from FPGA 1 is delayed by one extra cycle, as shown in the schematic, to ensure
correct timing. Since there are two memory address sequences, one for storing data
into the SRAMs and the other for accessing data out of the SRAMs, signal choice
is used to select the proper memory address sequence. Signal back is asserted when
data transfer from the PE array is completed. If data are to be sent back to the host
via the VMEbus (VME flag HIGH), the FSM returns to the 'Idle' state. Otherwise,
it waits for the sof marker before sending digital data to the encoder. Ldv (pixel data
load clock) is a signal from the encoder. When pixen, a signal from "COUNTRUN",
is HIGH, data are latched into the encoder on the rising edges of ldv. After 242 lines
are displayed (line HIGH), the FSM returns to the 'Idle' state. Because there are
only 256 valid pixels in each line, the DIS flag is used for selecting data going to
the encoder. When DIS is at a logic LOW, data corresponding to the color black is
displayed on the monitor. The chip enable (CE) and write enable (WE) signals to the
SRAMs are generated by combinations of choice and the clock signal. This is shown
in the main schematic of FPGA 2 and the timing diagram is shown in Figure C.3.
BACKVME
This FSM is responsible for sending processed data back to the host computer if image
source is from the host. This is identified by VME address line A5 = 0, A4 = 1, and
A3 = 1. Since shuffled data, going to back to the host, appear at the output of FPGA
2 a few clock cycles after they are read out of the SRAMs, the dready signal is used
to keep data valid on the VMEbus data lines. Signal dready is generated by delaying
pulse by four clock cycles. Signal ceb is asserted accordingly to meet the SRAM ready
cycle specification. A VME read cycle is ended by asserting ackb. After completing
data transfer to the host, the FSM remains in the 'WaitBack' state. It returns to the
'Wait' state only when another function performed either by "INITAD", 'BIRD", or
"ENCOBACK" is requested. Note that the logic for combining all the ackb, inc, and
clrmar are contained in functional block BACKVME.
else
00
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DataDone
ackb*
else
a3.a2/
an,setcam
an,setinit
note: rwb, csb and ackb are negatively asserted
all states go to 'Idle' if modselb is high (not drawn)
Figure B.1: INITAD - FSM for initializing the digitizer
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Figure B.5: TRANS - FSM for transferring data to PE array
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Figure B.6: ENCOBACK - FSM for initializing the encoder
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Appendix C
Timing Diagrams for Format
Converters
This appendix describes the timing relationship between the camera and the input
format converter, between the input format converter and the PE array, then between
the PE array and the output format converter, and finally between the output format
converter and the display.
Figure C.1 shows the timing diagram for storing data output by an A/D converter
into the SRAMs in the input format converter. As mentioned in Section 3.1.1, the
input format converter has 160 ns to store one pixel of an image into the proper
location in the memory buffer. The mask-write logic in the FPGA takes image data
re-arranged by shuffler 1, s-pizel, and combines them with data from the SRAMs,
data in. I/OEN is a signal inside the FPGA used for tri-stating the data bus lines to
the SRAMs. This is necessary for preventing bus contention since the SRAM chips
do not have separate I/Os.
Figure C.2 shows the timing diagram for accessing data from the SRAMs in the
input format converter, for transfer to the PE array. The addresses to the SRAMs are
generated by the FPGA. Data read out of the SRAMs need to meet the set-up up time
of the registers in the FPGA. Then, latched data, 1-data, are re-arranged by shuffler
2 and appear at the FPGA output pins two clock cycles later. The BUSY signal,
generated by this FPGA, is asserted as the first group of data is being transferred to
the PE array. Then, it is deasserted after the last group of data has been transferred.
The START signal (BUSY delayed by 3 clock cycles) is used as an input to the
FPGA in the output format converter. A transition from low to high indicates that
the first group of processed data from the PE array is about to be latched on the
data path path board on the rising edge of PXCK.
The timing for storing the processed data from the PE array into the output for-
mat converter and the timing for sending data to the display are straightforward. As
shown in Figure C.3(a), after data from the PE array are latched into the FPGA in
the output format converter and shuffled, the proper memory addresses are gener-
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ated for storing data into the SRAMs. SRAM chip enable (CE) and write enable
(WE) are asserted accordingly to meet the timing specification of SRAM write cy-
cles. Figure C.3(b) shows the timing for sending data to the display. FPGA 2 outputs
addresses to the SRAMs. Then, shuffled data are sent to the encoder after three clock
cycles. LDV is a signal generated by the encoder, used for latching digital data into
the input registers inside the encoder.
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Appendix D
Handshaking Protocol
This appendix describes the handshaking protocol between the data path board and
the PE array board. The protocol is designed such that:
* If PE array is still not ready for data transfer when vertical blanking period is
over, data path hardware proceeds to store the next frame.
* If data transfer with PE array has started but has not finished before vertical
blanking period is over, data path hardware continues transferring data and skips the
next frame.
* X (frame ready), H (row ready), and PXCK are generated by the data path
board.
* AR (array ready), XA (frame acknowledge), and HA (row acknowledge) are
generated by the PE array board.
Figure D.1 illustrates the handshaking protocol at the start of a frame. Before the
data path board can begin data transfer with the PE array, AR must be asserted. X
is then asserted to initiate a frame transfer. Upon receiving an acknowledgment from
PE array board via HA, the data path board asserts H indicating that it is ready to
transfer a row. After the PE array has copied data from previous row and asserted
HA, a row transfer begins and the data path board brings H high. H remains high
while a row of data is being transferred. HA is also used for examining the delay
from the data path board to the PE array board and back to the data path board. It
is designed to become high when datal of a row is available at the PE array. An error
flag will be generated if HA is not high when the data path board samples datal.
The end of a row is indicated by the falling edge of H (with the last row of a frame
being an exception). Handshaking between rows is shown in Figure D.2.
The data path board does not bring H low after the last of row of data has been
transferred. Instead, it brings X high to indicate that a frame transfer has been
completed. This is shown in Figure D.3. Finally, the PE array board copies the last
row of data into the array and acknowledges the completion by raising XA.
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Figure D.2: Handshaking between rows
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Appendix E
PAL on the Dummy Test Board
The PAL on the dummy test board must generate the proper handshaking signals,
namely XABAR, HABAR, and ARBAR, for communication with the data path
board. These output signals are negatively asserted. The state-transition diagram for
the PAL design is shown in Figure E.1. The inputs are XBAR and HBAR. The FSM
starts with ARBAR being asserted so that the dummy test board is always ready to
transfer a frame of data with the data path board. The handshaking protocol follows
that described in Appendix D. The "NotReady" state is used to bring ARBAR high
upon the completion of a frame transfer. The state values are chosen to avoid glitches
on the output signals.
else
R 0aReady
Selse
note : arbar,xabar, and habar
are negatively asserted
Figure E.1: FSM on dummy test board
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" Daphne Y. Shih
" 9/5/95
" ABEL file for the PAL on dummy board
for generating the proper handshaking signals
module DUMMY
title 'dummy PAL'
dummy device 'P22V10';
CLK pin 1;
qO,ql,q2 pin 16,17,18 istype 'reg';
XBAR, HBAR pin 3,2;
!ARBAR, !XABAR, !HABAR pin 23,21,22;
" special note: On the original schematic for the dummy board,
pin 22 is assigned for XABAR and pin 21 assigned for HABAR.
However, XABAR and HABAR going from diff rec (pestuff2) to
FPGA1 (gostuff) are switched by mistake.
Thus, the change in pin assignment of XABAR and HABAR
on this pal is made to correct the mistake.
sreg = [q2,qi,qO];
Ready = [0,0,0];
ReadyFrame = [0,0,1];
TTI = [0,1,0];
ReadyRow = [0,1,1];
NotReady = [1,0,0];
TT2 = [1,0,1];
EndTrans = [1,1,0];
Datal = [1,1,1];
X,C = .X.,.C.;
Output = [q2,ql,qO];
equations
sreg.clk = CLK;
statediagram sreg
state Ready:
ARBAR = 1;
if (!XBAR & HBAR) then ReadyFrame
else Ready;
state ReadyFrame:
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ARBAR = 1;
XABAR = 1;
if XBAR then Ready
else if (!XBAR & !HBAR) then ReadyRow
else ReadyFrame;
state TT1:
goto Ready;
state ReadyRow:
XABAR = 1;
HABAR = 1;
ARBAR = 1;
if XBAR then Ready
else if (HBAR & !XBAR) then Datal
else ReadyRow;
state NotReady:
goto Ready;
state TT2:
goto Ready;
state EndTrans:
ARBAR = 1;
goto NotReady;
state Datal:
XABAR = 1;
ARBAR = 1;
if (!HBAR & !XBAR) then ReadyRow
else if XBAR then EndTrans
else Datal;
test_vectors 'test COUNT,CLEAR'
([CLK,HBAR,XBAR] -> [Output,!HABAR,!XABAR,!ARBAR])
[C X , 1 ] -> [ ^h00, , , 1;
[C 1, 1 ] -> [ ^h00 , 1 , , O ];
[C, 1 , ] -> [ ^h01 , , O ];
[C , , ] -> [ ^h01 , , , ]
[C, O , 0 ] -> [ ^h03 , 0 , , 0 ];
[C, O , 0 ] -> [ h03 , 0 , , 0 ];
[C, O , ] -> [ h03 , 0 , , O ];
[C, 1 , ] -> [ h07 , 1 , 0 , 0 ];
[C, 1 , ] -> [ ^h07 , 1 , 0 ];
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[C , , ] -> [ ^h07 , , , ];
[C, 1 , 0 ] -> [ ^h07 , , , ];
[C, O , 0 ] -> [ ^h03 , 0 , , O ];
[C, O , ] -> [ ^h03 , 0 , , O ];
[C , 0, 0 ] -> [ ^h03 , 0 , , O ];
[C , , ] -> [ ^h07 , 1 , ];
[C 1, , 0 ] -> [ ^h07 , 1 , ];
[C , , ] -> [ ^h07 , 1 , ];
[C, , ] -> [ ^h07 , 1 , , ];
[C, 1, 1 ] -> [ ^h06 , 1 , 1 , ];
[C , , 1 ] -> [ ^h04 , 1 , 1 , 1 ];
[C , 1 , 1 ] -> [ ^hO0 , 1 , 1 , O ];
end DUMMY
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Appendix F
Source Code
This appendix contains the hardware interface libraries and the programs used for
initializing the digitizer, the encoder and for sending and receiving data to and from
the data path board via the VMEbus. The source code is written in C programming
language.
Hardware Interface Libraries
/* -*- C -*- */
* %M%
* SCCS id: %I%
* Jeffrey C. Gealow
* Daphne Y. Shih
* Microsystems Technology Laboratories
* Department of Electrical Engineering and Computer Science
* Massachusetts Institute of Technology
* 60 Vassar Street, Room 39-615
* Cambridge, MA 02139
* jgealow~mtl.mit.edu
/* acc -c hardwarel.c ,/
static char SCCSid[] = "%Z%%M%\tI%\tG% %U%";
static char Copyright[] =
"Copyright 1993, 1994, 1995 by the Massachusetts Institute of Technology.\n"
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"All rights reserved.\n";
#if defined(sun)
# define signal nonANSIsignal
# define sigaction nonANSIsigaction
# include <signal.h>
# undef signal
# undef sigaction
struct sigaction {
void (*sahandler)(int);
sigset_t sa_mask;
int saflags;
};
int sigaction(int, const struct sigaction*, struct sigaction*);
void (*signal(int sig, void (*handler)(int)))(int);
#endif
#include <sys/types.h>
#include <sys/stat.h>
#include <unistd.h>
#include <fcntl.h>
#include <sys/mman.h>
#include <errno.h>
#include <string.h>
#include <sys/times.h>
#include <stdlib.h>
#include <signal.h>
enum bool { false, true };
enum intstate { closedbit = 1, failbit = 2, badbit = 4};
static int state = closedbit;
static int fileDes = -1;
static caddr_t mapAddr = (caddrt) -1;
* read-only registers:
const volatile unsigned long *FPGA2;
* write-only registers:
*/
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volatile unsigned long
volatile unsigned long
volatile unsigned long
volatile unsigned long
volatile unsigned long
volatile unsigned long
volatile unsigned long
volatile unsigned long
volatile unsigned long
*DIGIDVME;
*DIGIDCAM;
*DIGILVME;
*DIGILCAM;
*FPGA1ONE;
*FPGAIMULT;
*ENCOVME;
*ENCODIS;
*ENCOADR;
void busSigHandler( int sig, int code, struct sigcontext* scp, void* addr);
void openBoard();
void closeBoard();
int getState();
* Depend on 4.3+BSD style signal handlers
*/
typedef void (*signalHandler)(int, int, struct sigcontext*, void*);
/*
* VMEbus device
const char *Pathname = "/dev/ptvme32d32";
* Offset & Length specify a portion of the VMEbus device. This
" portion is mapped to a region in memory using the mmap funciton.
const offt Offset = OxOOOOAO00;
const sizet Length = 100; /* sufficient */
struct busSigHandlerRec {
enum bool error;
void* addr;
size_t len;
struct busSigHandlerRec* next;
};
struct busSigHandlerRec* busSigHandlerList = 0;
static struct sigaction sigactOld[1];
void busSigHandler( int sig, int code, struct sigcontext* scp, void* addr)
117
struct busSigHandlerRec* hrp;
signalHandler sh;
if ( sig == SIGBUS && code == BUS_HWERR)
for ( hrp = busSigHandlerList; hrp; hrp = hrp->next)
if ( (unsigned long)hrp->addr <= (unsigned long)addr
(unsigned long)addr < (unsigned long)hrp->addr + hrp->len) {
hrp->error = true;
return;
}
sh = (signalHandler) sigact0ld->sahandler;
if (sh == (signalHandler) SIGDFL II sh == (signalHandler) SIGERR)
abort();
else if (sh != (signalHandler) SIG_IGN)
(*sh)( sig, code, scp, addr);
void openBoard()
{
struct busSigHandlerRec* hrp;
volatile unsigned long *baseAddr;
if (!(getState() & closedbit)) { /* Already open */
state I= failbit I badbit;
return;
}
state = 0;
if ((fileDes = open(Pathname, 0_RDWR)) == -1 /* Open failed */
II
( mapAddr = mmap((caddr_t) 0, Length, PROTREAD I PROT_WRITE,
MAP_SHARED, fileDes, Offset)
) == (caddrt) -1 /* Map failed */
state 1= failbit I badbit;
return;
* Set up bus signal handler
if (!busSigHandlerList && sigaction( SIGBUS, 0, sigact01ld)) {
118
state I= failbit I badbit;
return;
}
hrp = (struct busSigHandlerRec *) malloc(sizeof( struct busSigHandlerRec));
hrp->error = false;
hrp->addr = (void*) mapAddr;
hrp->len = Length;
hrp->next = busSigHandlerList;
if (busSigHandlerList)
busSigHandlerList = hrp;
else {
struct sigaction sigactNew[1];
sigactNew->sahandler = (void(*)(int)) busSigHandler;
sigactNew->samask = sigactOld->sa-mask;
sigactNew->saflags = sigactOld->saflags & "SARESETHAND;
if (!sigaction( SIGBUS, sigactNew, sigactOld))
busSigHandlerList = hrp;
else {
state 1= failbit I badbit;
return;
}
}
/*
* Compute
*/
baseAddr =
DIGIDVME
DIGIDCAM
DIGILVME
DIGILCAM
FPGA10NE
FPGA1MULT
FPGA2
ENCOVME
ENCODIS
ENCOADR
return;
all the addresses we need
(volatile unsigned long *) mapAddr;
= baseAddr + 8;
= baseAddr + 9;
= baseAddr + 10;
= baseAddr + 11;
= baseAddr;
= baseAddr + 2;
= baseAddr + 6;
= baseAddr + 14;
= baseAddr + 12;
= baseAddr + 4;
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void closeBoard()
{
struct busSigHandlerRec** hrpp;
if (! (getState() & closedbit)) {
state 1= closedbit;
hrpp = &busSigHandlerList;
while (*hrpp)
if ((*hrpp)->addr == (void*) mapAddr) {
struct busSigHandlerRec* hrp = *hrpp;
*hrpp = (*hrpp)->next;
free( hrp);
} else
hrpp = &((*hrpp)->next);
if (!busSigHandlerList)
if ( sigaction( SIGBUS, sigactOld, 0))
state I= failbit;
if (mapAddr != (caddrt) -1) {
if (munmap(mapAddr, Length))
state I= failbit;
mapAddr = (caddrt) -1;
}
if (fileDes != -i) {
if (close(fileDes))
state I= failbit;
fileDes = -1;
}
}
}
int getState()
{
struct busSigHandlerRec* hrp;
for (hrp = busSigHandlerList; hrp; hrp = hrp->next)
if (hrp->addr == (void*) mapAddr && hrp->error)
state I= failbit I badbit;
return state;
}
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Test Program - Using Image from the Host
/* -*- C -*- */
/* acc -g -o testrand hardwarel.c testrand.c */
/* D. Shih */
/* J. Gealow
/* Data are sent from the host computer to initialize the */
/* encoder, then the digitizer. ,/
/* Random data from the host computer is sent
/* to the data path board.
/* Finally, processed data are sent back to the host.
/* The "input" file and the "result" file can be compared to */
/* verify the shuffling process. ,/
#include <stdio.h>
#include <string.h>
#include <stdlib.h>
#include <math.h>
void openBoard();
void closeBoard();
extern volatile unsigned long *ENCOVME;
extern volatile unsigned long *DIGIDVME;
extern volatile unsigned long *DIGILVME;
extern volatile unsigned long *FPGAIONE;
extern volatile unsigned long *FPGA2;
void main()
{
unsigned long pixel, row;
void initdigi(void);
void initenco(void);
void read_membuf2(void);
FILE *ofpin;
unsigned long datain;
openBoard();
printf("board opened.\n");
initenco();
printf("encoder initialized.\n");
initdigi();
printf("digitizer initialized.\n");
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ofpin = fopen("input", "w");
srand(time(NULL));
for (row = 0; row < 256; ++row) {
for (pixel = 0; pixel < 64; ++ pixel) {
datain = rand() & OxFF;
*FPGA1ONE = datain;
fprintf(ofpin, "%3u ", datain);
}
}
srand(time(NULL));
for (row = 0; row < 16384; ++row) {
datain = (rand() + 4) & OxFF;
*FPGAIONE = datain;
fprintf(ofpin, "%3u ", datain);
}
srand(time(NULL));
for (row = 0; row < 256; ++row) {
for (pixel = 0; pixel < 64; ++ pixel) {
datain = rand() & OxFF;
*FPGA1ONE = datain;
fprintf(ofpin, "%3u ", datain);
}
}
srand(time(NULL));
for (row = 0; row < 16384; ++row) {
datain = rand() & OxFF;
*FPGAIONE = datain;
fprintf(ofpin, "%3u ", datain);
}
printf("ok\n");
fprintf(ofpin, "\n");
fclose(ofpin);
read_membuf2();
printf("data read from board.\n");
closeBoard();
printf("board closed.\n");
void read_membuf2(void)
{
FILE *ofp;
int i, j, k;
unsigned long data;
ofp = fopen("result", "w");
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for (i = 0; i < 256; ++i) {
for (j = 0; j < 16; ++j) {
for (k = 0; k < 16; ++k) {
data = *FPGA2 & OxFF;
fprintf(ofp, "%.3u ", data);
}
}
}
fprintf(ofp, "\n");
fclose(ofp);
void init_digi(void)
{
/* initialize digitizer ./
*DIGIDVME = 0;
*DIGIDVME = 0;
*DIGIDVME = 0;
*DIGIDVME = 0;
*DIGIDVME = 0;
*DIGIDVME = 1;
*DIGIDVME = 1;
*DIGIDVME = 0;
*DIGIDVME = 0;
*DIGIDVME = 0;
*DIGIDVME = 0;
*DIGIDVME = 0;
*DIGIDVME = 1;
*DIGIDVME = 0;
*DIGIDVME = 0;
*DIGIDVME = 1;
*DIGIDVME = 0;
*DIGIDVME = 0;
*DIGIDVME = 0;
*DIGIDVME = 0;
*DIGIDVME = 1;
*DIGIDVME = 0;
*DIGIDVME = 1;
*DIGIDVME = 0;
*DIGIDVME = 0;
*DIGIDVME = 0;
*DIGIDVME = 0;
*DIGIDVME = 0;
*DIGIDVME = 0;
*DIGIDVME = 0;
/* bit 46 */
/* bit 45 */
/* bit 44 */
/* bit 43 */
/* bit 42 */
/* bit 41 */
/* bit 40 */
/* bit 39 */
/* bit 38 */
/* bit 37 */
/* bit 36 */
/* bit 35 */
/* bit 34 */
/* bit 33 */
/* bit 32 */
/* bit 31 */
/* bit 30 */
/* bit 29 */
/* bit 28 */
/* bit 27 */
/* bit 26 */
/* bit 25 */
/* bit 24 */
/* bit 23 */
/* bit 22 */
/* bit 21 */
/* bit 20 */
/* bit 19 */
/* bit 18 */
/* bit 17 */
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*DIGIDVME = 0; /* bit 16 */
*DIGIDVME = 0; /* bit 15 */
*DIGIDVME = 0; /* bit 14 */
*DIGIDVME = 0; /* bit 13 */
*DIGIDVME = 0; /* bit 12 */
*DIGIDVME = 0; /* bit 11 */
*DIGIDVME = 0; /* bit 10 */
*DIGIDVME = 0; /* bit 9 */
*DIGIDVME = 0; /* bit 8 */
*DIGIDVME = 0; /* bit 7 */
*DIGIDVME = 0; /* bit 6 */
*DIGIDVME = 0; /* bit 5 */
*DIGIDVME = 0; /* bit 4 */
*DIGIDVME = 0; /* bit 3 */
*DIGIDVME = 0; /* bit 2 ,/
*DIGIDVME = 0; /* bit 1 */
*DIGILVME = 1; /* bit 0 */
void init_enco(void)
{
/* initialize encoder */
*ENCOVME = Ox13; /* reg 0 */
*ENCOVME = OxiC; /* reg 1 */
*ENCOVME = OxiB; /* reg 2 */
*ENCOVME = Ox08; /* reg 3 */
*ENCOVME = Ox61; /* reg 4 */
*ENCOVME = Ox00; /* reg 5 */
*ENCOVME = Ox00; /* reg 6 */
*ENCOVME = Ox00; /* reg 7 */
*ENCOVME = Ox00; /* reg 8 reserved */
*ENCOVME = Ox00; /* reg 9 reserved */
*ENCOVME = Ox00; /* reg A reserved */
*ENCOVME = Ox00; /* reg B reserved */
*ENCOVME = Ox00; /* reg C reserved */
*ENCOVME = Ox00; /* reg D reserved */
*ENCOVME = Ox40; /* reg E */
*ENCOVME = Ox00; /* reg F */
*ENCOVME = Ox40; /* reg E */
*ENCOVME = Ox3A; /* reg 10 */
*ENCOVME = Ox07; /* reg 11 */
*ENCOVME = OxiF; /* reg 12 */
*ENCOVME = OxOF; /* reg 13 */
*ENCOVME = 0x28; /* reg 14 */
*ENCOVME = Ox8B; /* reg 15 */
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*ENCOVME = OxO0;
*ENCOVME = 0x72;
*ENCOVME = 0x65;
*ENCOVME = 0x12;
*ENCOVME = OxiC;
*ENCOVME = Ox6A;
*ENCOVME = Ox4C;
*ENCOVME = Ox3A;
*ENCOVME = 0x52;
*ENCOVME = OxO0;
*ENCOVME = OxCA;
*ENCOVME = OxAA;
*ENCOVME = OxAA;
*ENCOVME = Ox4A;
*ENCOVME = OxO0;
*ENCOVME = OxO0;
*ENCOVME = OxAA;
*ENCOVME = Ox20;
*ENCOVME = OxO0;
*ENCOVME = OxO0;
*ENCOVME = OxO0;
*ENCOVME = OxO0;
*ENCOVME = OxO0;
*ENCOVME = OxO0;
*ENCOVME = OxO0;
*ENCOVME = OxO0;
*ENCOVME = OxO0;
*ENCOVME = OxO0;
*ENCOVME = OxO0;
*ENCOVME = OxO0;
*ENCOVME = OxO0;
*ENCOVME = Ox00;
*ENCOVME = OxO0;
*ENCOVME = OxO0;
*ENCOVME = OxO0;
*ENCOVME = OxO0;
*ENCOVME = OxO0;
*ENCOVME = OxO0;
*ENCOVME = OxO0;
*ENCOVME = OxO0;
*ENCOVME = OxO0;
*ENCOVME = OxO0;
/* at this point,
/* reg
/* reg
/* reg
/* reg
/* reg
/* reg
/* reg
/* reg
/* reg
/* reg
/* reg
/* reg
/* reg
/* reg
/* reg
/* reg
/* reg
/* reg
/* reg
/* reg
/* reg
/* reg
/* reg
/* reg
/* reg
/* reg
/* reg
/* reg
/* reg
/* reg
/* reg
/* reg
/* reg
/* reg
/* reg
/* reg
/* reg
/* reg
/* reg
/* reg
/* reg
/* reg
,/
*/
*/,
,/
*/
*/
*/
*/
reserved
reserved
reserved
reserved
reserved
reserved
reserved
reserved
reserved
reserved
reserved
reserved
reserved
reserved
reserved
reserved
reserved
reserved
reserved
reserved
reserved
reserved
reserved
reserved
ERRESETB to encoder is kept low if display is not used */
/* ERESETB to encoder is rised high to start */
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Real-Time Program - Using Image from the Camera
/* -*- C -*- */
/* acc -g -o real2 hardwarel.c real2.c */
/* D. Shih ,/
/* J. Gealow
/* Data are sent from the host computer to initialize the
/* encoder, then the digitizer.
/* Real-time images from the camera are used.
/* Processed data are sent to the displayd.
#include <stdio.h>
#include <string.h>
#include <stdlib.h>
#include <math.h>
void openBoard();
void closeBoard();
extern volatile unsigned long *ENCODIS;
extern volatile unsigned long *DIGIDCAM;
extern volatile unsigned long *DIGILCAM;
extern volatile unsigned long *ENCOADR;
void main()
{
void initdigi(void);
void initenco(void);
openBoard();
printf("board opened.\n");
initenco();
printf("encoder initialized.\n");
initdigi();
printf("digitizer initialized.\n");
closeBoard();
printf("board closed.\n");
void initdigi(void)
{
/* initialize digitizer */
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*DIGIDCAM
*DIGIDCAM
*DIGIDCAM
*DIGIDCAM
*DIGIDCAM
*DIGIDCAM
*DIGIDCAM
*DIGIDCAM
*DIGIDCAM
*DIGIDCAM
*DIGIDCAM
*DIGIDCAM
*DIGIDCAM
*DIGIDCAM
*DIGIDCAM
*DIGIDCAM
*DIGIDCAM
*DIGIDCAM
*DIGIDCAM
*DIGIDCAM
*DIGIDCAM
*DIGIDCAM
*DIGIDCAM
*DIGIDCAM
*DIGIDCAM
*DIGIDCAM
*DIGIDCAM
*DIGIDCAM
*DIGIDCAM
*DIGIDCAM
*DIGIDCAM
*DIGIDCAM
*DIGIDCAM
*DIGIDCAM
*DIGIDCAM
*DIGIDCAM
*DIGIDCAM
*DIGIDCAM
*DIGIDCAM
*DIGIDCAM
*DIGIDCAM
*DIGIDCAM
*DIGIDCAM
*DIGIDCAM
*DIGIDCAM
bit
bit
bit
bit
bit
bit
bit
bit
bit
bit
bit
bit
bit
bit
bit
bit
bit
bit
bit
bit
bit
bit
bit
bit
bit
bit
bit
bit
bit
bit
bit
bit
bit
bit
bit
bit
bit
bit
bit
bit
bit
bit
bit
bit
bit
gain 1.5 */
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$/
*/
*/ f/
I/
s/,/
,/
,/
,/
,/
,/
,/
,I
,I
,/
,I
,I
,I
,/
for locking PXCK to video */
AGC = i triggered for 2 fiels */
see data sheet ,/
a/
a/
for
*1
*1
1
*1
*DIGIDCAM = 0; /* bit 1 */
*DIGILCAM = 0; /* bit 0 */
void initenco(void)
{
/* initialize encoder */
*ENCOADR = Ox00; /* set control reg address to 0 */
*ENCODIS = Ox13; /* reg 0 */
*ENCODIS = Ox5D; /* reg 1 can be either 5D or ? 5C use overlay mode */
*ENCODIS = Ox11; /* reg 2 */
*ENCODIS = Ox08; /* reg 3 should be OA 08? not sure?? +/
*ENCODIS = OxAE; /* reg 4 */
*ENCODIS = Ox00; /* reg 5 */
*ENCODIS = Ox00; /* reg 6 */
*ENCODIS = Ox00; /* reg 7 */
*ENCODIS = Ox00; /* reg 8 reserved */
*ENCODIS = Ox00; /* reg 9 reserved */
*ENCODIS = Ox00; /* reg A reserved */
*ENCODIS = Ox00; /* reg B reserved */
*ENCODIS = Ox00; /* reg C reserved */
*ENCODIS = Ox00; /* reg D reserved */
*ENCODIS = OxCD; /* reg E enable composite D/A */
*ENCODIS = Ox80; /* reg F */
*ENCODIS = Ox3A; /* reg 10 */
*ENCODIS = Ox07; /* reg 11 */
*ENCODIS = OxiF; /* reg 12 */
*ENCODIS = OxOF; /* reg 13 */
*ENCODIS = 0x23; /* reg 14 */
*ENCODIS = Ox8B; /* reg 15 */
*ENCODIS = Ox05; /* reg 16 */
*ENCODIS = 0x77; /* reg 17 */
*ENCODIS = 0x65; /* reg 18 */
*ENCODIS = Ox12; /* reg 19 */
*ENCODIS = OxiC; /* reg IA */
*ENCODIS = Ox6A; /* reg 1B */
*ENCODIS = Ox4D; /* reg iC */
*ENCODIS = Ox3A; /* reg iD */
*ENCODIS = 0x52; /* reg IE */
*ENCODIS = Ox00; /* reg iF */
*ENCODIS = OxC7; /* reg 20 */
*ENCODIS = OxAA; /* reg 21 */
*ENCODIS = OxAA; /* reg 22 */
*ENCODIS = Ox4A; /* reg 23 */
*ENCODIS = Ox00; /* reg 24 */
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*ENCODIS =
*ENCODIS =
*ENCODIS =
*ENCODIS =
*ENCODIS =
*ENCODIS =
*ENCODIS =
*ENCODIS =
*ENCODIS =
*ENCODIS =
*ENCODIS =
*ENCODIS =
*ENCODIS =
*ENCODIS =
*ENCODIS =
*ENCODIS =
*ENCODIS =
*ENCODIS =
*ENCODIS =
*ENCODIS =
*ENCODIS =
*ENCODIS =
*ENCODIS =
*ENCODIS =
*ENCODIS =
*ENCODIS =
*ENCODIS =
*ENCOADR =
/* at this
Ox00;
Ox00;
0x20;
Ox00;
Ox00;
Ox00;
Ox00;
Ox00;
Ox00;
Ox00;
Ox00;
Ox00;
Ox00;
Ox00;
Ox00;
Ox00;
Ox00;
0x00;
Ox00;
Ox00;
Ox00;
Ox00;
Ox00;
Ox00;
Ox00;
0100;
0x00;
Ox00;
point,
/* reg
/* reg
/* reg
/* reg
/* reg
/* reg
/* reg
/* reg
/* reg
/* reg
/* reg
/* reg
/* reg
/* reg
/* reg
/* reg
/* reg
/* reg
/* reg
/* reg
/* reg
/* reg
/* reg
/* reg
/* reg
/* reg
/* reg
/* set
25 */
26 */
27 */
28 reserved */
29 reserved */
2A reserved */
2B reserved */
2C reserved */
2D reserved */
2E reserved */
2F reserved */
30 reserved */
31 reserved */
32 reserved */
33 reserved */
34 reserved */
35 reserved */
36 reserved */
37 reserved */
38 reserved */
39 reserved */
3A reserved */
3B reserved */
3C reserved */
3D reserved */
3E reserved */
3F reserved */
control reg address to 0, exit test mode */
ERRESETB to encoder is kept low if display is not used */
/* ERESETB to encoder is rised high to start */
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